咨询与建议

限定检索结果

文献类型

  • 12 篇 期刊文献
  • 2 篇 会议

馆藏范围

  • 14 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 11 篇 工学
    • 9 篇 电气工程
    • 7 篇 计算机科学与技术...
    • 3 篇 信息与通信工程
    • 2 篇 电子科学与技术(可...
    • 1 篇 软件工程
  • 1 篇 理学
    • 1 篇 物理学

主题

  • 14 篇 synthesis algori...
  • 1 篇 reflector antenn...
  • 1 篇 performance
  • 1 篇 computer circuit...
  • 1 篇 adjustable chara...
  • 1 篇 supervisory pers...
  • 1 篇 array processor ...
  • 1 篇 circuit timing i...
  • 1 篇 antenna-mismatch...
  • 1 篇 proof of correct...
  • 1 篇 number of iterat...
  • 1 篇 cad for architec...
  • 1 篇 antenna arrays
  • 1 篇 deregulation
  • 1 篇 clock tree topol...
  • 1 篇 circuit cad
  • 1 篇 libraries
  • 1 篇 clock skews
  • 1 篇 accident prevent...
  • 1 篇 hybrid systems

机构

  • 2 篇 colorado state u...
  • 1 篇 department of ma...
  • 1 篇 univ naples fede...
  • 1 篇 basics lab shang...
  • 1 篇 control systems ...
  • 1 篇 ucla department ...
  • 1 篇 john hopcroft ce...
  • 1 篇 klosterneuburg a...
  • 1 篇 natl taipei univ...
  • 1 篇 univ karlsruhe i...
  • 1 篇 univ engn & tech...
  • 1 篇 interconex elect...
  • 1 篇 laboratorium für...
  • 1 篇 shanghai key lab...
  • 1 篇 center for quant...
  • 1 篇 ge dept simulat ...
  • 1 篇 micron technol n...
  • 1 篇 univ pontificia ...
  • 1 篇 rice university ...
  • 1 篇 univ rochester d...

作者

  • 2 篇 pasricha sudeep
  • 1 篇 hwang ks
  • 1 篇 duff da
  • 1 篇 cruz rd
  • 1 篇 sharif atif
  • 1 篇 chen yen-sheng
  • 1 篇 bahirat shirish
  • 1 篇 hartman mj
  • 1 篇 rashidinejad aid...
  • 1 篇 reniers michel
  • 1 篇 white ea
  • 1 篇 dragomirecky m
  • 1 篇 fu hongfei
  • 1 篇 smith wd
  • 1 篇 feng lei
  • 1 篇 dabreu ma
  • 1 篇 liseno a.
  • 1 篇 tabuada paulo
  • 1 篇 latorre g
  • 1 篇 kapadia nishit

语言

  • 10 篇 英文
  • 4 篇 其他
检索条件"主题词=Synthesis algorithms"
14 条 记 录,以下是11-20 订阅
排序:
STEPWISE TRANSFORMATION OF algorithms INTO ARRAY PROCESSOR ARCHITECTURES BY THE DECOMP
收藏 引用
VLSI DESIGN 1995年 第1期3卷 67-80页
作者: VEHLIES, U Laboratorium für Informationstechnologie University of Hannover Schneiderberg 32 Germany
A formal approach for the transformation of computation intensive digital signal processing algorithms into suitable array processor architectures is presented. It covers the complete design flow from algorithmic spec... 详细信息
来源: 评论
INTEGRATED METHODOLOGY FOR SUPPORTING PACKET NETWORK PERFORMANCE MANAGEMENT AND PLANNING
收藏 引用
COMPUTER COMMUNICATIONS 1990年 第9期13卷 558-570页
作者: WANG, JL WHITE, EA Bell Communications Research 3 Corporate Place Piscataway New Jersey 08854 USA
This paper describes an integrated approach for supporting packet network performance management and planning. As more and more packet networks — such as the public packet switched networks, common channel signalling... 详细信息
来源: 评论
A synthesis ENVIRONMENT FOR DESIGNING DSP SYSTEMS
收藏 引用
IEEE DESIGN & TEST OF COMPUTERS 1989年 第2期6卷 35-44页
作者: CASAVANT, AE DABREU, MA DRAGOMIRECKY, M DUFF, DA JASICA, JR HARTMAN, MJ HWANG, KS SMITH, WD GE DEPT SIMULAT & CONTROL SYSTSCHENECTADYNY 12301
The authors describe a high-level synthesis tool that addresses the broad range of throughput requirements inherent in all DSP (digital signal processor) systems. The primary role of this system, called FACE (flexible... 详细信息
来源: 评论
OPTIMIZATIONS IN HIGH-LEVEL synthesis
MICROPROCESSING AND MICROPROGRAMMING
收藏 引用
MICROPROCESSING AND MICROPROGRAMMING 1986年 第1-5期18卷 347-352页
作者: ROSENSTIEL, W UNIV KARLSRUHE INST INFORMAT 4D-7500 KARLSRUHEFED REP GER
Computer aided synthesis of circuit structures from behavioural level specifications has become a standard procedure in the design of integrated circuits. One disadvantage of several existing synthesis systems is thei... 详细信息
来源: 评论