咨询与建议

限定检索结果

文献类型

  • 1 篇 会议

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 电气工程

主题

  • 1 篇 table lookup
  • 1 篇 reconfigurable f...
  • 1 篇 assembly instruc...
  • 1 篇 data processing
  • 1 篇 digital signal p...
  • 1 篇 bit manipulation...
  • 1 篇 program processo...
  • 1 篇 programmable dev...
  • 1 篇 adder-based dyna...
  • 1 篇 aes algorithm
  • 1 篇 context
  • 1 篇 advanced encrypt...
  • 1 篇 adders
  • 1 篇 polynomials
  • 1 篇 microprocessors
  • 1 篇 microprocessor c...
  • 1 篇 cryptography
  • 1 篇 dsp
  • 1 篇 adapto rfu
  • 1 篇 radio frequency

机构

  • 1 篇 univ roma tor ve...

作者

  • 1 篇 re m.
  • 1 篇 pontarelli s.
  • 1 篇 fazzolari r.
  • 1 篇 di nunzio l.
  • 1 篇 salsano a.
  • 1 篇 cardarilli g. c.

语言

  • 1 篇 英文
检索条件"主题词=adder-based dynamic architecture for processing tailored operators"
1 条 记 录,以下是1-10 订阅
排序:
Implementation of the AES Algorithm Using a Reconfigurable Functional Unit
Implementation of the AES Algorithm Using a Reconfigurable F...
收藏 引用
10th International Symposium on Signals, Circuits and Systems (ISSCS)
作者: Cardarilli, G. C. Di Nunzio, L. Fazzolari, R. Pontarelli, S. Re, M. Salsano, A. Univ Roma Tor Vergata I-00133 Rome Italy
Nowadays programmable devices (microprocessors and DSPs) are based on complex architectures optimized for obtaining maximum speed performances that degrades when the implemented application is mostly based on operatio... 详细信息
来源: 评论