In this article we present the Paper-code-Az project that aims to implement a tangible programming language platform, in which the code is read by a mobile device camera, to be used by an Arduino robot for elementary ...
详细信息
ISBN:
(纸本)9783030726539;9783030726546
In this article we present the Paper-code-Az project that aims to implement a tangible programming language platform, in which the code is read by a mobile device camera, to be used by an Arduino robot for elementary school children. A description of the different stages of the project is discussed. In the context of the first phase, a language syntax is proposed, as well as the design of the blocks that constitute the elements of tangible language. Also discussed is the way in which each element of the language has an associated fiduciary label that guarantees its translation so that the program code can be executed by the robot.
In this paper, the main existing strategies used in plagiarism of program code were investigated, as well as the most popular approaches used to identify copied texts were analyzed. Based on the results of the analysi...
详细信息
Soft-core processors and complex Field Programmable Gate Array (FPGA) designs are described as an algorithmic manner, i.e. behavioural abstraction level in Hardware Description Languages (HDL). Lower abstraction level...
详细信息
Soft-core processors and complex Field Programmable Gate Array (FPGA) designs are described as an algorithmic manner, i.e. behavioural abstraction level in Hardware Description Languages (HDL). Lower abstraction levels add complexity and delays in the design cycle as well as in the fault injection approach. Therefore, fault simulation/emulation techniques are demanded to develop an approach for testing of design and to evaluate dependability analysis of FPGA designs at this abstraction level. Broadly, the fault injection techniques for FPGA-based designs at the HDL code level are categorised into emulation and simulation-based techniques. This work is an extension of our previous methodologies developed for FPGA designs written at data-flow and gate abstraction levels under the proposed RASP-FIT tool. These methodologies include fault injection by code parsing of the SUT, test approach for finding the test vectors using dynamic and static compaction techniques, fault coverage, and compaction ratio directly at the code level of the design. In this paper, we described the proposed approaches briefly, and the enhancement of a Verilog code modifier for the behavioural designs is presented in detail.
暂无评论