Boundary scan is a widely adopted DFT (Design For Test). According to the characteristic of FPGA application, this paper presents a boundary scan circuit designed for FDEGA (Field-programmable Datapath Enhanced Gate A...
详细信息
ISBN:
(纸本)078037889X
Boundary scan is a widely adopted DFT (Design For Test). According to the characteristic of FPGA application, this paper presents a boundary scan circuit designed for FDEGA (Field-programmable Datapath Enhanced Gate Array), an FPGA new architecture of our group. This design emphasizes the function of PCB level test while considering chip level test function as well. We also integrate device-programming function into the circuit. In implementation of our design, "single DFF (D Flip-Flop) chain" structure is adopted to decrease area consumption. We finished the layout design in 0.6um CMOS process and integrated it into our FDEGA chip. Test result of fabricated chip meets the design requirement, and shows that the circuit can achieve the expected test function and programmingfunction while observing IEEE1149.1 standard.
暂无评论