检索结果-内蒙古大学图书馆

14th International Conference on Mixed Design of Integrated Circuits and Systems

作者： Rawski, M. Wojtynski, M. Wojciechowski, T. Majkowski, P. Warsaw Univ Technol PL-00661 Warsaw Poland

ISBN: (纸本)9788392263241

Discrete Fourier transform is recognized as one of the basic digital signal processing operations. One of the most efficient methods of performing this transformation is fast Fourier transform (FFT). It has been showed that no algorithm for computing the DFT could have a smaller complexity than the FFT. Thus most FPGA implementations are based on this approach. With the introduction of specialized DSP blocks embedded into programmable architectures the efficiency of FFT is limited by the speed of hardware multipliers of DSP modules. However, programmable architectures provide possibility to increase the performance of digital system by exploitation of parallelisms of implemented algorithms. In this paper application of distributed arithmetic concept to DFT implementation is described. Results showing the performance improvement in comparison to FFT implementation is shown.

关键词： Fourier transform distributed arithmetic logic synthesis FPGA technology mapping

来源：评论

学校读者我要写书评

暂无评论

distributed arithmetic FIR Filter for Electrical Resistance Tomography System

Distributed Arithmetic FIR Filter for Electrical Resistance ...

引用

23rd Chinese Control and Decision Conference

作者： Xu, Cong Dong, Feng Zhang, Zhiqiang Tianjin Univ Tianjin Key Lab Proc Measurement & Control Sch Elect Engn & Automat Tianjin 300072 CO Peoples R China

ISBN: (纸本)9781424487363

The digital FIR filter is widely used in electronic instruments. It is the time delay of the filter that affects the real-time performance of the conventional ERT system. This paper discusses the advantages of applying the distributed digital FIR filter in ERT system. Compared with the traditional filter, both the SNR and the channel consistence were improved to some extent. More importantly, the real-time performance has been improved;especially the data acquisition rate is increased from 600 frames per second to 1040 frames per second for the sixteen electrode system.

关键词： Digital filter FIR distributed arithmetic ERT

来源：评论

学校读者我要写书评

暂无评论

distributed arithmetic Based Filters for Satellite Video Signals Demodulation

Distributed Arithmetic Based Filters for Satellite Video Sig...

引用

2nd IEEE International Conference on Communications and Signal Processing (ICCSP)

作者： Srividya, P. Nataraj, K. R. Rekha, K. R. Visvesvaraya Technol Univ Belgaum Karnataka India

ISBN: (纸本)9781467348669;9781467348652

the paper proposes a method to use distributed arithmetic (DA) based filters to demodulate video signals on satellites. The demodulator uses a mixer, carrier recovery circuit, symbol recovery circuit and a Root raised cosine filter designed on DA based technique to implement the algorithm. Typical binary digital rates for digitized video are 3-4Mbps. To demodulate such signals, the number of MAC operations required by the filter is more. DA usage eliminates the need of multipliers when implementing MAC. This increases the operational speed and results in high filter throughput. The basic blocks of the demodulator are designed using VHDL and synthesized using Xilinx ISE 10.1.

关键词： Demodulation Digital filters distributed arithmetic On board processing satellites

来源：评论

学校读者我要写书评

暂无评论

Versatile Quaternion Multipliers Based on distributed arithmetic

引用

CIRCUITS SYSTEMS AND SIGNAL PROCESSING 2018年第11期37卷 4880-4906页

作者： Parfieniuk, Marek Park, Sang Yoon Bialystok Tech Univ Dept Digital Media & Comp Graph Wiejska 45A PL-15351 Bialystok Poland Myongji Univ Dept Elect Engn Yongin 17058 South Korea

This paper introduces the idea of versatile circuits for multiplying 4-dimensional hypercomplex numbers in hardware. Depending on the settings of such a device, a variable quaternion can be left- or right-multiplied by aconstant coefficient or by its conjugate, as various operations are useful in transform-type algorithms. Multiplierless circuits based on distributed arithmetic (DA) are reviewed that compute quaternion products by additions and bit shifts. It is shown that they can be made versatile by extending memory of partial results, but a better solution is our method for preprocessing bits used to address this memory. The method allows for using the same partial results to compute different inner products that are related to a quaternion multiplication. So versatile multipliers can be implemented with memory optimized so as to save area or to speed up reprogramming compared to the basic DA-based circuit. This has been demonstrated by hardware design experiments, which show that 13-69% area can be saved in a case of ASIC implementation, while for FPGA implementation, spending only 11% more logic resources allows a multiplier to be reprogrammed 75% faster. Additionally, it has been explained how versatile multipliers can be used to realize low-area analysis/synthesis filter banks.

关键词： Quaternion Hypercomplex Multiplier distributed arithmetic FPGA Circuit

来源：评论

学校读者我要写书评

暂无评论

An Analytical Framework and Approximation Strategy for Efficient Implementation of distributed arithmetic-Based Inner-Product Architectures

引用

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS 2020年第1期67卷 212-224页

作者： Ray, Dwaipayan George, Nithin, V Meher, Pramod Kumar Indian Inst Technol Gandhinagar Dept Elect Engn Gandhinagar 382355 India Qualcomm Bangalore Design Ctr Bengaluru 560066 India Nanyang Technol Univ Cyber Secur Res Ctr Singapore 639798 Singapore

distributed arithmetic (DA)-based approximate structures are used for efficient implementation of inner-products in various error-resilient applications. In the existing literature, most of these approximate architectures are developed by truncating the least significant bits (LSBs) of the inputs and/or the multiplying coefficients. The existing works do not provide any analytical study to evaluate and design an approximate structure. To address this issue, an analytical framework is proposed in this paper. It is shown that the analytical results match very closely with the Monte Carlo simulation results. The proposed framework reveals that the truncation of the LSBs of partial inner-products is a promising alternative to design more efficient DA architectures with less error. Following these observations, a novel approach to truncate the LSBs of partial inner-products, namely, a weight-dependent truncation strategy and its two variants with a suitable error compensation function are presented in this paper. Synthesis results, accuracy analysis, and evaluation in two commonly used error-tolerant applications demonstrate the superiority of the proposed architectures over the state-of-the-art DA-based approximate structures.

关键词： Approximate computing distributed arithmetic inner-product computation probabilistic analysis energy efficient designs

来源：评论

学校读者我要写书评

暂无评论

Unified systolic-Like architecture for DCT and DST using distributed arithmetic

引用

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS 2006年第12期53卷 2656-2663页

作者： Meher, Pramod Kumar Nanyang Technol Univ Sch Comp Engn Singapore 639798 Singapore

A common computing-core representation of the discrete cosine transform and discrete sine transform is derived and a reduced-complexity algorithm is developed for computation of the proposed computing-core. A parallel architecture based on the principle of distributed arithmetic is designed further for the computation of these transforms using the common-core algorithm. The proposed scheme not only leads to a systolic-like regular and modular hardware for computing these transforms, but also offers significant improvement in area-time efficiency over the existing structures. The structure proposed here is devoid of complicated input/output mapping and does not involve any complex control. Unlike the convolution-based structures, it does not restrict the transform length to be a prime or multiple of prime and can be utilized as a reusable core for cost-effective, memory-efficient, high-throughput implementation of either of these transforms.

关键词： digital signal processing chip discrete cosine transform (DCT) discrete sine transform (DST) distributed arithmetic systolic array VLSI

来源：评论

学校读者我要写书评

暂无评论

Design and Implementation of Online Clock Skew Scheme-based Asynchronous Wave-pipelined distributed arithmetic Filters on FPGA

引用

IETE JOURNAL OF RESEARCH 2012年第6期58卷 494-500页

作者： Santhi, M. Lakshminarayanan, G. Venkataramani, B. Natl Inst Technol Dept Elect & Commun Engn Tiruchirappalli Tamil Nadu India

In this paper, Design and implementation of asynchronous wave-pipelined (WP) distributed arithmetic (DA) filters on FPGA using online clock skew scheme is proposed. DA filters of 8-taps, 16-taps, and 32-taps are implemented on an FPGA using non-pipelining (NP), pipelining, and WP schemes and compared with that of self-tuned scheme reported in the literature. The WP DA filters operate 1.4 to 1.53 times faster than NP DA filters. The delay-power products of the WP DA filters of 8-taps, 16-taps, and 32-taps using Online Clock Skew Scheme are less by 51.24, 29.6, and 3.78, respectively, compared to those using Self-tuned Scheme.

关键词： Delay-power product distributed arithmetic Filter FPGA Wave-pipelining Online clock skew scheme

来源：评论

学校读者我要写书评

暂无评论

A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic

引用

INTEGRATION-THE VLSI JOURNAL 2016年 54卷 37-46页

作者： Mohanty, Basant Kumar Meher, Pramod Kumar Singhal, Subodh Kumar Swamy, M. N. S. Jaypee Univ Engn & Technol Raghogarh Madhya Pradesh India Nanyang Technol Univ Sch Comp Engn Nanyang Ave Singapore 639798 Singapore Concordia Univ Dept Elect & Comp Engn Montreal PQ H3G 2W1 Canada

In this paper, we have analyzed the register complexity of direct-form and transpose-form structures of FIR filter and explored the possibility of register reuse. We find that direct-form structure involves significantly less registers than the transpose-form structure, and it allows register reuse in parallel implementation. We analyze further the LUT consumption and other resources of DA-based parallel FIR filter structures, and find that the input delay unit, coefficient storage unit and partial product generation unit are also shared besides LUT words when multiple filter outputs are computed in parallel. Based on these finding, we propose a design approach, and used that to derive a DA-based architecture for reconfigurable block-based FIR filter, which is scalable for larger block-sizes and higher filter-lengths. Interestingly, the number of registers of the proposed structure does not increase proportionately with the block-size. This is a major advantage for area-delay and energy efficient high-throughput implementation of reconfigurable FIR filters of higher block-sizes. Theoretical comparison shows that the proposed structure for block-size 8 and filter-length 64 involves 60% more flip-flops, 6.2 times more adders, 3.5 times more AND-OR gates, and offers 8 times higher throughput. ASIC synthesis result shows that the proposed structure for block-size 8 and filter-length 64 involves 1.8 times less area-delay product (ADP) and energy per sample (EPS) than the existing design, and it can support 8 times higher throughput. The proposed structure for block sizes 4 and 8, respectively, consumes 38% and 50% less power than the exiting structure for the same throughput rates on average for different supply voltages. (C) 2016 Elsevier B.V. All rights reserved.

关键词： Reconfigurable architecture Block processing distributed arithmetic VLSI

来源：评论

学校读者我要写书评

暂无评论

Efficient Real-Time Digital Subcarrier Cross-Connect (DSXC) Based on distributed arithmetic DSP Algorithm

引用

JOURNAL OF LIGHTWAVE TECHNOLOGY 2020年第13期38卷 3495-3505页

作者： Xu, Tong Fumagalli, Andrea Hui, Rongqing Univ Kansas Dept Elect Engn & Comp Sci Lawrence KS 66044 USA Univ Texas Dallas Erik Jonsson Sch Engn & Comp Sci Richardson TX 75083 USA

Two real-time functions of digital subcarrier cross-connect (DSXC) are experimentally demonstrated for the first time using distributed arithmetic (DA) in a field programmable gate array (FPGA) platform. Both frequency translation and channel selection in DSXC are implemented using DA-based resampling filters, achieving flexible modulation format and fine data-rate granularity of many concurrent subcarrier channels. Compared with traditional resampling filters that leverage multipliers, the DA-based approach eliminates the need for DSP slices in the FPGA implementation and significantly reduces the hardware cost. By requiring only a few clock periods, the DA-based resampling filter is also significantly faster when compared to conventional FIR filters, whose overall latency is proportional to the filter order. The DA-based DSXC is therefore able to achieve improved spectral efficiency and programmability of multiple orthogonal subcarrier channels, while keeping low cross-connection latency and requiring low cost hardware resources when implemented in a FPGA platform.

关键词： Finite impulse response filters Optical filters Field programmable gate arrays OFDM Real-time systems Table lookup distributed arithmetic DSXC FPGA frequency translation resampling filter

来源：评论

学校读者我要写书评

暂无评论

A micropower programmable DSP using approximate signal processing based on distributed arithmetic

引用

IEEE JOURNAL OF SOLID-STATE CIRCUITS 2004年第2期39卷 337-347页

作者： Amirtharajah, R Chandrakasan, AP Univ Calif Davis Dept Elect & Comp Engn Davis CA 95616 USA MIT Dept Elect Engn & Comp Sci Cambridge MA 02139 USA

A recent trend in low-power design has been the employment of reduced precision processing methods for decreasing arithmetic activity and average power dissipation. Such designs can trade off power and arithmetic precision as system requirements change. This work explores the potential of distributed arithmetic (DA) computation structures for low-power precision-on-demand computation. We present an ultralow-power DSP which uses variable precision arithmetic, low-voltage circuits, and conditional clocks to implement a biomedical detection and classification algorithm using only 560 nW. Low energy consumption enables self-powered operation using ambient mechanical vibrations, converted to electric energy by a MEMS transducer and accompanying power electronics. The MEMS energy scavenging system is estimated to deliver 4.3 to 5.6 muW of power to the DSP load.

关键词： digital signal processing (DSP) distributed arithmetic energy scavenging low power

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：