A new pipelined parallel architecture for turbo decoding is presented. It runs at nearly four times the speed of the traditional architecture with tolerable hardware resource increasing. The bottleneck in turbo decode...
详细信息
ISBN:
(纸本)9781424403868
A new pipelined parallel architecture for turbo decoding is presented. It runs at nearly four times the speed of the traditional architecture with tolerable hardware resource increasing. The bottleneck in turbo decoder is the Add-Compare-Select-Offset (ACSO) unit used in forward and backward recursive state metrics (FRSM, BRSM) calculation. In the new architecture the critical path in ACSO unit is divided into four shorter evenly parts by inserting four register vectors, which improves the working frequency of the turbo decoder. And the sliding window architecture is modified to make use of the new ACSO unit. At the same time, the received symbol sequence is divided into four evenly pieces, that are fed into the same ACSO unit one after another to form the pipeline. Then the speed of turbo decoder will be approximately four times as the old one.
Due to famous mistake revising probability turbo coding is significantly used as a piece of advanced correspondence systems. In this paper different arrangement of turbo decoder with decreased element constrain dissem...
详细信息
ISBN:
(纸本)9781509053841
Due to famous mistake revising probability turbo coding is significantly used as a piece of advanced correspondence systems. In this paper different arrangement of turbo decoder with decreased element constrain dissemination is shown. In this changed decoder, standard cell based design using pipeline logarithm-most extreme a back (log-map) calculation with clock gating and variable number of cycle is used to reduce the territory and to expand the throughput. Proposed design of modified log-outline decoder is mimicked and mixes using Xilinx14.2. Outcomes of the proposed low-control balanced log-map decoder are better than the customary log-map turbo decoder.
A novel bit-interleaved serial concatenated scheme for OvCDM is studied, characterized in that one or more OvCDM codes are as component codes in bit-interleaved serial concatenated OvCDM to make up such a bit-interlea...
详细信息
ISBN:
(纸本)9781424453023
A novel bit-interleaved serial concatenated scheme for OvCDM is studied, characterized in that one or more OvCDM codes are as component codes in bit-interleaved serial concatenated OvCDM to make up such a bit-interleaved serial concatenated code with higher spectrum efficiency. The bit-interleaved serial concatenated OvCDM uses iterative decoding algorithm based on log-map algorithm with soft input soft ouput (SISO). Comparing with un-concatenated OvCDM, the bit-interleaved serial concatenated OvCDM is easier to achieve higher spectral efficiency and the decoding complexity is reduced significantly.
A novel product concatenated scheme for OvCDM is proposed, characterized in that one or more OvCDM codes are as component codes in product concatenated OvCDM. The product concatenated OvCDM system is to make up a prod...
详细信息
ISBN:
(纸本)9781424453023
A novel product concatenated scheme for OvCDM is proposed, characterized in that one or more OvCDM codes are as component codes in product concatenated OvCDM. The product concatenated OvCDM system is to make up a product concatenated code with higher spectrum efficiency. The product concatenated OvCDM uses iteratively decoding algorithm based on log-map algorithm. Comparing with un-concatenated OvCDM, the performance of product concatenated OvCDM is closer to the Shannon limit.
This paper presents design and implementation of efficient turbo equalizer for Noise reduction. Linear turbo equalizer is a combination of soft input soft output (SISO) equalizer and soft input soft output (SISO) deco...
详细信息
ISBN:
(纸本)9781538618882
This paper presents design and implementation of efficient turbo equalizer for Noise reduction. Linear turbo equalizer is a combination of soft input soft output (SISO) equalizer and soft input soft output (SISO) decoder, which exchanges their information iteratively. The propose architecture uses least mean square (LMS) adaptive algorithm for equalization of received symbols in the design of SISO equalizer block as hardware intricacy required to design equalizer is small when compared to other equalizers. SISO (soft input soft output) decoder block has been designed using sliding window log-map algorithm. The log-map decoding algorithm is selected for implementation of the constituent Soft-Input/Soft-Output (SISO) decoder;the algorithm is approximated by a fixed-point representation that achieves the best performance/complexity trade-off. Our simulation results shows that the proposed design and implementation gives better bit error rate (BER) performance and convergence rate over conventional equalizer for prokis channels.
暂无评论