This paper describes the design and implementation of the massively parallelprocessor based on the matrix architecture which is suitable for portable multimedia applications. The proposed architecture in this paper a...
详细信息
This paper describes the design and implementation of the massively parallelprocessor based on the matrix architecture which is suitable for portable multimedia applications. The proposed architecture in this paper achieves the high performance of 40 GOPS in the case of consecutive fixed-point 16-bit additions at 200 MHz clock frequency and the small power dissipation of 250 mW. In addition, 1 Mbit SRAM for data registers and 2048 2-bit-grained processing elements connected by a flexible switching network are integrated in the small area of 3.1 mm(2) in 90 nm CMOS low standby technology. These design techniques and architectures described in this paper are attractive for realizing area-efficient, energy-efficient, and high-performance multimedia processors.
暂无评论