咨询与建议

限定检索结果

文献类型

  • 2 篇 会议
  • 1 篇 期刊文献

馆藏范围

  • 3 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 3 篇 工学
    • 3 篇 电气工程
    • 1 篇 计算机科学与技术...

主题

  • 3 篇 multicore microp...
  • 2 篇 multiprocessing ...
  • 1 篇 hardware descrip...
  • 1 篇 hybrid simulator
  • 1 篇 mt-sbst
  • 1 篇 instruction-base...
  • 1 篇 runtime environm...
  • 1 篇 systemc-based mi...
  • 1 篇 object polymorph...
  • 1 篇 multi-threading
  • 1 篇 elaboration-time...
  • 1 篇 low-level interm...
  • 1 篇 multithreaded mu...
  • 1 篇 structural model...
  • 1 篇 serdes
  • 1 篇 electronic engin...
  • 1 篇 multithreaded mi...
  • 1 篇 built-in self te...
  • 1 篇 high-level langu...
  • 1 篇 vhdl

机构

  • 1 篇 intel barcelona ...
  • 1 篇 sun yat sen univ...
  • 1 篇 brigham young un...
  • 1 篇 fudan univ state...
  • 1 篇 chinese acad sci...
  • 1 篇 univ piraeus dep...
  • 1 篇 natl ctr adv pac...
  • 1 篇 fudan univ dept ...
  • 1 篇 nanyang technol ...
  • 1 篇 sysu cmu shunde ...
  • 1 篇 tu wien inst com...

作者

  • 1 篇 penry david
  • 1 篇 song chongshen
  • 1 篇 gizopoulos d.
  • 1 篇 foutris n.
  • 1 篇 liu xu
  • 1 篇 vera x.
  • 1 篇 zhu shikai
  • 1 篇 manoj sai p. d.
  • 1 篇 apostolakis a.
  • 1 篇 yin yingying
  • 1 篇 yu zhiyi
  • 1 篇 psarakis m.
  • 1 篇 gonzalez a.
  • 1 篇 cahill kurtis
  • 1 篇 yan mei
  • 1 篇 lin jie
  • 1 篇 zhang wenqi
  • 1 篇 ruan zhuo
  • 1 篇 huang xiwei
  • 1 篇 yu hao

语言

  • 3 篇 英文
检索条件"主题词=multicore microprocessor"
3 条 记 录,以下是1-10 订阅
排序:
MT-SBST: Self-Test Optimization in Multithreaded multicore Architectures  41
MT-SBST: Self-Test Optimization in Multithreaded Multicore A...
收藏 引用
International Test Conference 2010
作者: Foutris, N. Psarakis, M. Gizopoulos, D. Apostolakis, A. Vera, X. Gonzalez, A. Univ Piraeus Dept Informat Piraeus Greece Intel Barcelona Res Ctr Intel Lab UPC Barcelona Spain
Instruction-based or software-based self-testing (SBST) is a scalable functional testing paradigm that has gained increasing acceptance in testing of single-threaded uniprocessors. Recent computer architecture trends ... 详细信息
来源: 评论
A Scalable Network-on-Chip microprocessor With 2.5D Integrated Memory and Accelerator
收藏 引用
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS 2017年 第6期64卷 1432-1443页
作者: Manoj, Sai P. D. Lin, Jie Zhu, Shikai Yin, Yingying Liu, Xu Huang, Xiwei Song, Chongshen Zhang, Wenqi Yan, Mei Yu, Zhiyi Yu, Hao Nanyang Technol Univ Sch Elect & Elect Engn Singapore Singapore TU Wien Inst Comp Technol A-1040 Vienna Austria Fudan Univ State Key Lab ASIC & Syst Shanghai 201203 Peoples R China Natl Ctr Adv Packaging Co Ltd NCAP Wuxi Peoples R China Chinese Acad Sci IMECAS Inst Microelect Beijing Peoples R China Fudan Univ Dept Microelect Shanghai Peoples R China Sun Yat Sen Univ Sch Elect & Informat Technol SYSU CMU Joint Inst Engn Guangzhou Guangdong Peoples R China SYSU CMU Shunde Int Joint Res Inst Guangzhou 510275 Guangdong Peoples R China
This paper presents a 2.5D integrated microprocessor die, memory die, and accelerator die with 2.5D silicon interposer I/Os. The use of such 2.5D silicon interposer I/Os provide a scalable interconnection for core-cor... 详细信息
来源: 评论
Elaboration-time Synthesis of High-level Language Constructs in SystemC-based Microarchitectural Simulators
Elaboration-time Synthesis of High-level Language Constructs...
收藏 引用
IEEE International Conference on Computer Design
作者: Ruan, Zhuo Cahill, Kurtis Penry, David Brigham Young Univ Dept Elect & Comp Engn Provo UT 84602 USA
Structural modeling serves as an efficient method for creating detailed microarchitectural models of complex microprocessors. High-level language constructs such as templates and object polymorphism are used to achiev... 详细信息
来源: 评论