咨询与建议

限定检索结果

文献类型

  • 1 篇 会议

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 计算机科学与技术...
    • 1 篇 软件工程

主题

  • 1 篇 parallelism sour...
  • 1 篇 compilers
  • 1 篇 parallel process...
  • 1 篇 registers
  • 1 篇 multimedia domai...
  • 1 篇 imperfect
  • 1 篇 coarse-grained r...
  • 1 篇 dsp domains
  • 1 篇 loops
  • 1 篇 arrays
  • 1 篇 coarse-grained r...
  • 1 篇 mapping(mathemat...
  • 1 篇 contraceptive co...
  • 1 篇 nickel
  • 1 篇 loop accelerator...
  • 1 篇 cgra
  • 1 篇 nested loop mapp...
  • 1 篇 flattening-based...
  • 1 篇 light-weight arc...
  • 1 篇 loop flattening

机构

  • 1 篇 unist sch ece ul...

作者

  • 1 篇 sim hyeon uk
  • 1 篇 lee hongsik
  • 1 篇 seo seongseok
  • 1 篇 lee jongeun

语言

  • 1 篇 英文
检索条件"主题词=nested loop mapping"
1 条 记 录,以下是1-10 订阅
排序:
Flattening-based mapping of Imperfect loop Nests for CGRAs  14
Flattening-based Mapping of Imperfect Loop Nests for CGRAs
收藏 引用
International Conference on Hardware / Software Codesign and System Synthesis (CODES+ISSS)
作者: Lee, Jongeun Seo, Seongseok Lee, Hongsik Sim, Hyeon Uk UNIST Sch ECE Ulsan South Korea
For loop accelerators such as coarse-grained reconfigurable architectures (CGRAs) and GP-GPUs, nested loops represent an important source of parallelism. Existing solutions to mapping nested loops on CGRAs, however, a... 详细信息
来源: 评论