咨询与建议

限定检索结果

文献类型

  • 2 篇 会议

馆藏范围

  • 2 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 软件工程

主题

  • 2 篇 memoization
  • 2 篇 out-of-order pro...
  • 1 篇 micro-architectu...
  • 1 篇 and partial eval...
  • 1 篇 direct-execution

机构

  • 1 篇 univ wisconsin m...
  • 1 篇 microsoft corp r...
  • 1 篇 microsoft resear...
  • 1 篇 university of wi...
  • 1 篇 quiq inc madison...

作者

  • 1 篇 schnarr ec
  • 1 篇 eric schnarr
  • 1 篇 james r. larus
  • 1 篇 hill md
  • 1 篇 larus jr

语言

  • 2 篇 英文
检索条件"主题词=out-of-order processor simulation"
2 条 记 录,以下是1-10 订阅
排序:
Facile: A language and compiler for high-performance processor simulators  01
Facile: A language and compiler for high-performance process...
收藏 引用
ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
作者: Schnarr, EC Hill, MD Larus, JR QUIQ Inc Madison WI 53711 USA Univ Wisconsin Madison WI 53706 USA Microsoft Corp Res Redmond WA 98052 USA
Architectural simulators are essential tools for computer architecture and systems research and development. Simulators, however, are becoming frustratingly slow, because they must now model increasingly complex micro... 详细信息
来源: 评论
Fast out-of-order processor simulation using memoization
Fast out-of-order processor simulation using memoization
收藏 引用
Proceedings of the eighth international conference on Architectural support for programming languages and operating systems
作者: Eric Schnarr James R. Larus University of Wisconsin-Madison 1210 West Dayton Street Madison WI Microsoft Research One Microsoft Way Redmond WA
Our new out-of-order processor simulatol; FastSim, uses two innovations to speed up simulation 8--15 times (vs. Wisconsin SimpleScalar) with no loss in simulation accuracy. First, FastSim uses speculative direct-execu... 详细信息
来源: 评论