As the size and complexity of VLSI circuits increase, the need for faster floorplanning algorithms also grows. In this work we introduce Traffic, a new method for creating wire- and area-optimized floorplans. Through ...
详细信息
ISBN:
(纸本)9781581137620
As the size and complexity of VLSI circuits increase, the need for faster floorplanning algorithms also grows. In this work we introduce Traffic, a new method for creating wire- and area-optimized floorplans. Through the use of connectivity grouping, simple geometry, and efficient data structures, Traffic achieves higher result quality than Simulated Annealing (SA) in a fraction of the time. This speed allows designers to explore a large circuit design space in a reasonable amount of time, rapidly evaluate small changes to big circuits, and quickly produce initial solutions for other floorplanning algorithms.
Given the positions and orientations of several pipe surfaces (cylinders) in 3D space, a scheme for constructing a piecewise algebraic surface to blend the pipe surfaces is presented. The algorithm starts with a suita...
详细信息
ISBN:
(纸本)0769508685
Given the positions and orientations of several pipe surfaces (cylinders) in 3D space, a scheme for constructing a piecewise algebraic surface to blend the pipe surfaces is presented. The algorithm starts with a suitable partitioning of the 3D space into tetrahedra or prisms in which the algebraic surface patches are defined. Then a smooth piecewise algebraic surface is constructed which meets the pipe surfaces with a certain order of geometric continuity. The proper choice of free parameters is briefly discussed.
We detail a method for the partitioning of a single application specified in synchronous dataflow (SDF) into multiple independently-synthesizable, communicating VHDL hardware modules. Either synchronous or asynchronou...
详细信息
We detail a method for the partitioning of a single application specified in synchronous dataflow (SDF) into multiple independently-synthesizable, communicating VHDL hardware modules. Either synchronous or asynchronous communication is allowed, and the clock timing and control are automatically generated. We show that this method guarantees the preservation of correct functional behavior as specified in the original SDF graph, and that many choices of partitioning into multiple hardware modules are possible. The ability to break up a larger application into smaller synthesizable hardware modules can lead to efficiencies in hardware synthesis, which is faster when performed on smaller VHDL specifications. We illustrate this new method with some practical example applications that have been constructed in Ptolemy.
With the fast development of storage technologies, large-scale and high dimensional datasets are stored in a distributed way. It usually applies distributed clustering algorithms to cluster distributed datasets. This ...
详细信息
With the fast development of storage technologies, large-scale and high dimensional datasets are stored in a distributed way. It usually applies distributed clustering algorithms to cluster distributed datasets. This paper presents a distributed clustering algorithm based on Clique and high dimensionality reduction to do the distributed clustering. Moreover, the efficiency, accuracy and extendibility of clustering analysis are improved by self-adapting algorithms and the assistant of data and mission parallelism in master or child node. Through experiments, we show that DPA-CLIQU efficiently finds accurate clusters in large high dimensional datasets from a distributed system.
In this work, we revisit the issue of fair resource allocation in relay-enhanced wireless networks. Our focus this time is on Type-1a relays as proposed for LTE-Advanced. The latter operate as out-band relays, i.e., t...
详细信息
In this work, we revisit the issue of fair resource allocation in relay-enhanced wireless networks. Our focus this time is on Type-1a relays as proposed for LTE-Advanced. The latter operate as out-band relays, i.e., the backhaul and relay access link use separate carrier frequencies. If carrier aggregation is applied at the macro base station, the backhaul carrier may also contain part of the macro access link. Assuming full buffer traffic on the downstream, we demonstrate how similar resource partitioning strategies at the base station as proposed for in-band relays can be also applied in the out-band case. Furthermore, we propose that for out-band relays, the backhaul link should be considered directly in the regular frequency-selective scheduling process for best performance vs. complexity trade-off. The presented results include the resource consumption and achievable throughput for a hot-spot scenario with 2 out-band relay nodes, as well as a comparison to the in-band case assuming same overall resource budget.
Opportunistic network nodes exhibit social attributes, and existing community routing algorithms are currently designed for situations where the community structure remains fixed and do not comprehensively analyze the...
详细信息
ISBN:
(数字)9798350349184
ISBN:
(纸本)9798350349191
Opportunistic network nodes exhibit social attributes, and existing community routing algorithms are currently designed for situations where the community structure remains fixed and do not comprehensively analyze the impact of node location information on data forwarding. Over time, the community division results do not match the current network topology structure, and it becomes challenging to select appropriate relay nodes for forwarding. In order to solve this problem, this paper proposes a community routing based on node location information-CRLI. Firstly, the communities are partitioned based on node interaction information, and then the regional affiliation and regional connectivity are defined. Based on these, the CRLI algorithm is designed to comprehensively analyze the influence of node location, movement direction, and dynamic changes in community structure on data forwarding. The experimental results show that the CRLI algorithm can effectively improve the message delivery rate and reduce overhead.
This paper addresses the problem of recovering 3D human pose from a single monocular image. In the literature, Bayesian Mixtures of Experts (BME) was successfully used to represent the multimodal image-to-pose distrib...
详细信息
This paper addresses the problem of recovering 3D human pose from a single monocular image. In the literature, Bayesian Mixtures of Experts (BME) was successfully used to represent the multimodal image-to-pose distributions. However, the expectation-maximization (EM) algorithm that learns the BME model may converge to a suboptimal local maximum. And the quality of the final solution depends largely on the initial values. In this paper, we propose an efficient initialization method for BME learning. We first partition the training set so that each subset can be well modeled by a single expert and the total regression error is minimized. Then each expert and gate of BME model is initialized on a partition subset. Our initialization method is tested on both a quasi-synthetic dataset and a real dataset (HumanEva). Results show that it greatly reduces the computational cost in training while improves testing accuracy.
Interaction testing offers a stable cost-benefit ratio in identifying faults. But in many testing scenarios, the entire test suite cannot be fully executed due to limited time or cost. In these situations, it is essen...
详细信息
ISBN:
(纸本)9781424459124
Interaction testing offers a stable cost-benefit ratio in identifying faults. But in many testing scenarios, the entire test suite cannot be fully executed due to limited time or cost. In these situations, it is essential to take the importance of interactions into account and prioritize these tests. To tackle this issue, the biased covering array is proposed and the Weighted Density Algorithm (WDA) is developed. To find a better solution, in this paper we adopt ant colony optimization (ACO) to build this prioritized pairwise interaction test suite (PITS). In our research, we propose four concrete test generation algorithms based on Ant System, Ant System with Elitist, Ant Colony System and Max-Min Ant System respectively. We also implement these algorithms and apply them to two typical inputs and report experimental results. The results show the effectiveness of these algorithms.
Public key cryptography and parallel algorithms are considered. Special attention is paid to algorithms using long integer modulo arithmetic. A modification of the commonly known RSA algorithm is taken as a candidate....
详细信息
Public key cryptography and parallel algorithms are considered. Special attention is paid to algorithms using long integer modulo arithmetic. A modification of the commonly known RSA algorithm is taken as a candidate. So far all implementations have been more or less sequential in the sense that no partitions of a long integer among various processing elements have been performed. The proposed approach allows the use of a dedicated processor for each group of about 30 to 50 bits of a long integer. Efficiency is primarily gained when special-purpose processors are used. In this regard this work is the basis of a VLSI approach to a multiprocessor-based cryptographic design with 15 to 100 processors involved.< >
Technological developments in data communication has increased the integration cryptographic algorithms. Hash functions are used in many security schemes such as digital signature/verification and block chain network....
详细信息
ISBN:
(数字)9798350349351
ISBN:
(纸本)9798350349368
Technological developments in data communication has increased the integration cryptographic algorithms. Hash functions are used in many security schemes such as digital signature/verification and block chain network. Secure Hash Algorithm-256 (SHA-256) is an irreversible hash function. Its algorithm is not only fast, but also provides a high security service. However, in terms of computations complexity, it requires a huge amount of arithmetic operations. This paper presents the implementation of SHA-256 core in reconfigurable FPGA circuit. Our work is based on Programmable System on Chip (PSoC) architecture. The Xilinx Microblaze processor is used for the system flexibility. The SHA-256 algorithm is composed by two steps, namely, the padding operation and the hash computation process to produce the 256-bit message digest. The proposed Hardware/Software (HW /SW) partitioning consists in the execution of the padding step in SW whereas the hash computation is implemented in HW within the SHA-256 core. The implementation results on Virtex-5 circuit show that a 512-bit message digest runs in 2.083 us. The PSoC hardware architecture requires 4058 Slices.
暂无评论