咨询与建议

限定检索结果

文献类型

  • 1 篇 会议

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 电气工程

主题

  • 1 篇 voltage
  • 1 篇 processor margin...
  • 1 篇 path coverage
  • 1 篇 pre-silicon timi...
  • 1 篇 silicon validati...
  • 1 篇 electrical margi...
  • 1 篇 environmental ef...
  • 1 篇 microprocessor c...
  • 1 篇 integrated circu...
  • 1 篇 speed failure id...
  • 1 篇 functional test ...

机构

  • 1 篇 intel corp santa...
  • 1 篇 intel corp chand...
  • 1 篇 intel corp hills...

作者

  • 1 篇 krishnamachary a...
  • 1 篇 natarajan suriya...
  • 1 篇 galivanche rajes...
  • 1 篇 chiprout eli

语言

  • 1 篇 英文
检索条件"主题词=processor marginality validation"
1 条 记 录,以下是1-10 订阅
排序:
Path coverage based functional test generation for processor marginality validation  41
Path coverage based functional test generation for processor...
收藏 引用
International Test Conference 2010
作者: Natarajan, Suriyaprakash Krishnamachary, Arun Chiprout, Eli Galivanche, Rajesh Intel Corp Santa Clara CA 95052 USA Intel Corp Chandler AZ 85226 USA Intel Corp Hillsboro 80501 OR USA
Functional test content to screen for electrical marginalities during silicon validation are not generated with the goal of identifying speed-limiting paths, adversely affecting the quality and efficiency of validatio... 详细信息
来源: 评论