咨询与建议

限定检索结果

文献类型

  • 1 篇 会议

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 计算机科学与技术...
    • 1 篇 软件工程

主题

  • 1 篇 crossrail
  • 1 篇 parallel boolean...
  • 1 篇 computer archite...
  • 1 篇 processor-memory...
  • 1 篇 boolean function...
  • 1 篇 electric wire
  • 1 篇 memristor circui...
  • 1 篇 resistance
  • 1 篇 von neumann arch...
  • 1 篇 flexible archite...
  • 1 篇 wires
  • 1 篇 voltage measurem...
  • 1 篇 rope
  • 1 篇 nanowire
  • 1 篇 memristive cross...
  • 1 篇 computing archit...
  • 1 篇 parallel computi...
  • 1 篇 flexible electro...
  • 1 篇 memristors
  • 1 篇 nanowires

机构

  • 1 篇 univ cent florid...

作者

  • 1 篇 velasquez alvaro
  • 1 篇 jha sumit kumar

语言

  • 1 篇 英文
检索条件"主题词=processor-memory bottleneck"
1 条 记 录,以下是1-10 订阅
排序:
Parallel Computing using Memristive Crossbar Networks: Nullifying the processor-memory bottleneck  9
Parallel Computing using Memristive Crossbar Networks: Nulli...
收藏 引用
9th International Design & Test Symposium (IDT)
作者: Velasquez, Alvaro Jha, Sumit Kumar Univ Cent Florida Elect Engn & Comp Sci Dept Orlando FL 32816 USA
We are quickly reaching an impasse to the number of transistors that can be squeezed onto a single chip. This has led to a scramble for new nanotechnologies and the subsequent emergence of new computing architectures ... 详细信息
来源: 评论