咨询与建议

限定检索结果

文献类型

  • 1 篇 会议

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 电气工程
    • 1 篇 信息与通信工程

主题

  • 1 篇 capacitive coupl...
  • 1 篇 flash memories
  • 1 篇 rectangular latt...
  • 1 篇 neighboring cell...
  • 1 篇 indexes
  • 1 篇 noise measuremen...
  • 1 篇 intercell-interf...
  • 1 篇 multilevel-cell
  • 1 篇 decoding algorit...
  • 1 篇 error propagatio...
  • 1 篇 flash memory
  • 1 篇 decoding
  • 1 篇 hot-electron inj...
  • 1 篇 floating-gate co...
  • 1 篇 programming time...
  • 1 篇 synchronization
  • 1 篇 encoding
  • 1 篇 maximum likeliho...
  • 1 篇 hierarchical con...

机构

  • 1 篇 intel corp nvm s...

作者

  • 1 篇 motwani ravi

语言

  • 1 篇 英文
检索条件"主题词=programming time constraints"
1 条 记 录,以下是1-10 订阅
排序:
Hierarchical Constrained Coding for Floating-Gate to Floating-Gate Coupling Mitigation in Flash Memory
Hierarchical Constrained Coding for Floating-Gate to Floatin...
收藏 引用
54th Annual IEEE Global Telecommunications Conference (GLOBECOM)
作者: Motwani, Ravi Intel Corp NVM Solut Grp Santa Clara CA 95051 USA
Flash memory comprises of grid of cells arranged in a rectangular lattice. A cell is a floating gate and the information is stored as charge in these floating gates. A multi-level-cell (MLC) stores more than one bit p... 详细信息
来源: 评论