In a 3-d processor-memory system, multiple cachedies can be stacked onto multi-core die to reduce latency and power of the on-chip wires connecting the cores and the cache, which finally increases the power efficienc...
详细信息
ISBN:
(纸本)9781479939466
In a 3-d processor-memory system, multiple cachedies can be stacked onto multi-core die to reduce latency and power of the on-chip wires connecting the cores and the cache, which finally increases the power efficiency. However, there are two challenging issues. The first is the high power density (resulting from multiple die stacking) that incurs many temperature-related problems including temperature-dependent leakage power. The second is the processor-cache traffic congestions that occur at through-silicon vias (TSVs) shared by multiple stackedcaches. In this paper, a runtimecachedata mapping is proposed for 3-dstacked L2 caches to minimize the overall energy of 3-d chip multiprocessors (CMPs). The proposed method considers both temperature distribution and memory traffic of 3-d CMPs. Experimental result shows that the proposed method achieves up to 22.88% energy reduction compared to an existing solution which considers only the temperature distribution.
暂无评论