This study presents a chirp scaling (CS) phase function generation scheme based on cordic algorithm, it adopts single precision floating-point cordic processor to implement a variety of non-linear operations which are...
详细信息
This study presents a chirp scaling (CS) phase function generation scheme based on cordic algorithm, it adopts single precision floating-point cordic processor to implement a variety of non-linear operations which are involved in CS synthetic aperture radar (SAR) imaging algorithm. We extend the range of convergence of cordic algorithm and reduce the data width in rotation unit module by adopting a hardware resource reduction scheme. We also adopt a unified cordicprocessor to achieve square root, multiplication, and division operation, which can substitute multiple single-function processors and simplify the complicate arithmetic in CS algorithm. As a proof of concept, we verify the performance of the proposed design scheme on Xilinx XC7VX690T FPGA platform, it is also applied to 16384 x 16384 points target SAR imaging system, the FPGA resource occupancy of the CS phase function generation module demonstrates that the usage of cordicprocessor can effectively save the consumption of hardware resources, and the maximum operating frequency is acceptable. The accuracy of phase functions can satisfy the engineering requirements.
暂无评论