咨询与建议

限定检索结果

文献类型

  • 5 篇 期刊文献
  • 4 篇 会议

馆藏范围

  • 9 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 8 篇 工学
    • 6 篇 计算机科学与技术...
    • 5 篇 软件工程
    • 1 篇 电气工程

主题

  • 9 篇 source-to-source...
  • 3 篇 lattices
  • 3 篇 memory reduction
  • 3 篇 program analysis
  • 2 篇 experimentation
  • 2 篇 algorithms
  • 2 篇 theory
  • 1 篇 attribute gramma...
  • 1 篇 instrumentation
  • 1 篇 languages
  • 1 篇 nested loop pipe...
  • 1 篇 memmy debugger
  • 1 篇 loop coalescing
  • 1 篇 monotonicity
  • 1 篇 automatic code g...
  • 1 篇 odes
  • 1 篇 program composit...
  • 1 篇 cardiac cell mod...
  • 1 篇 cuda
  • 1 篇 optimization

机构

  • 2 篇 cnrs ens lyon uc...
  • 1 篇 louisiana state ...
  • 1 篇 univ rennes 1 f-...
  • 1 篇 univ calif san d...
  • 1 篇 pacific nw natl ...
  • 1 篇 semant designs i...
  • 1 篇 lawrence livermo...
  • 1 篇 inst natl rech i...
  • 1 篇 ecole normale su...
  • 1 篇 univ. of marylan...
  • 1 篇 caltech pasadena...
  • 1 篇 lip: cnrs - ens ...
  • 1 篇 univ calif san d...

作者

  • 2 篇 darte alain
  • 2 篇 alias christophe
  • 2 篇 baray fabrice
  • 1 篇 fabrice baray
  • 1 篇 taylor s
  • 1 篇 foster i
  • 1 篇 ma wenjing
  • 1 篇 derrien steven
  • 1 篇 prantl adrian
  • 1 篇 quinton patrice
  • 1 篇 krishnamoorthy s...
  • 1 篇 purtilo jj
  • 1 篇 lionetti fred v.
  • 1 篇 mehlich michael
  • 1 篇 baden scott b.
  • 1 篇 mcculloch andrew...
  • 1 篇 callahan jr
  • 1 篇 christophe alias
  • 1 篇 morvan antoine
  • 1 篇 chavarria-mirand...

语言

  • 8 篇 英文
  • 1 篇 其他
检索条件"主题词=source-to-source transformations"
9 条 记 录,以下是1-10 订阅
Polyhedral Bubble Insertion: A Method to Improve Nested Loop Pipelining for High-Level Synthesis
收藏 引用
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 2013年 第3期32卷 339-352页
作者: Morvan, Antoine Derrien, Steven Quinton, Patrice Inst Natl Rech Informat & Automat F-35000 Rennes France Univ Rennes 1 F-35000 Rennes France Ecole Normale Super F-35170 Bruz France
High-level synthesis (HLS) allows hardware to be directly produced from behavioral description in C/C++, thus accelerating the design process. Loop pipelining is a key transformation of HLS, as it improves the through... 详细信息
来源: 评论
Global transformations for legacy parallel applications via structural analysis and rewriting
收藏 引用
PARALLEL COMPUTING 2015年 43卷 1-26页
作者: Chavarria-Miranda, Daniel Panyala, Ajay Ma, Wenjing Prantl, Adrian Krishnamoorthy, Sriram Pacific NW Natl Lab High Performance Comp Richland WA 99352 USA Louisiana State Univ Sch Elect Engn & Comp Sci Comp Sci & Engn Div Baton Rouge LA 70803 USA Lawrence Livermore Natl Lab Ctr Appl Sci Comp Livermore CA USA
Performance and scalability optimization of large HPC applications is currently a labor-intensive, manual process with very low productivity. Major difficulties come from the disaggregated environment for HPC applicat... 详细信息
来源: 评论
source-to-source Optimization of CUDA C for GPU Accelerated Cardiac Cell Modeling
Source-to-Source Optimization of CUDA C for GPU Accelerated ...
收藏 引用
16th International Euro-Par Conference on Parallel Processing
作者: Lionetti, Fred V. McCulloch, Andrew D. Baden, Scott B. Univ Calif San Diego Dept Comp Engn & Sci 9500 Gilman Dr La Jolla CA 92093 USA Univ Calif San Diego Dept Bioengn La Jolla CA 92093 USA
Large and complex systems of ordinary differential equations (ODEs) arise in diverse areas of science and engineering, and pose special challenges On a streaming processor owing to the large amount of state they manip... 详细信息
来源: 评论
Bee+Cl@k: An implementation of lattice-based array contraction in the source-to-source translator ROSE
Bee+Cl@k: An implementation of lattice-based array contracti...
收藏 引用
Conference on Languages, Compilers and Tools for Embedded Systems
作者: Alias, Christophe Baray, Fabrice Darte, Alain CNRS ENS Lyon UCB Lyon LIP F-75700 Paris France
We build on prior work on intra-array memory reuse, for which a general theoretical framework was proposed based on lattice theory. Intra-array memory reuse is a way of reducing the size of a temporary array by foldin... 详细信息
来源: 评论
CheckPointer A C Memory Access Validator
CheckPointer A C Memory Access Validator
收藏 引用
11th IEEE International Working Conference on source Code Analysis and Manipulation/IEEE International Conference on Software Maintenance/IEEE International Symposium on Web Systems Evolution/VISSOFT/MESOCA
作者: Mehlich, Michael Semant Designs Inc Austin TX USA
CheckPointer is a memory access validator for checking spatial and temporal pointer usage errors in multi-threaded applications by tracking meta data and validating pointer dereferences at run-time. The tool uses sour... 详细信息
来源: 评论
A COMPILER APPROACH TO SCALABLE CONCURRENT-PROGRAM DESIGN
收藏 引用
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS 1994年 第3期16卷 577-604页
作者: FOSTER, I TAYLOR, S CALTECH PASADENACA 91125
We describe a compilation system for the concurrent programming language Program Composition Notation (PCN). This notation provides a single-assignment programming model that permits concurrent-programming concerns su... 详细信息
来源: 评论
Bee+Cl@k: An implementation of lattice-based array contraction in the source-to-source translator ROSE
收藏 引用
ACM SIGPLAN NOTICES 2007年 第7期42卷 73-82页
作者: Alias, Christophe Baray, Fabrice Darte, Alain CNRS ENS Lyon UCB Lyon LIP F-75700 Paris France
We build on prior work on intra-array memory reuse, for which a general theoretical framework was proposed based on lattice theory. Intra-array memory reuse is a way of reducing the size of a temporary array by foldin... 详细信息
来源: 评论
PARSE-TREE ANNOTATIONS
收藏 引用
COMMUNICATIONS OF THE ACM 1989年 第12期32卷 1467-1477页
作者: PURTILO, JJ CALLAHAN, JR Univ. of Maryland College Park Univ. of Maryland College Park
Describes a technique for associating rewrite rules with grammar productions so that many high-level transformations of a source file can be generated easily. Sufficiency of the approach in power to deal with a wide c... 详细信息
来源: 评论
[email protected]: an implementation of lattice-based array contraction in the source-to-source translator rose  07
[email protected]: an implementation of lattice-based array ...
收藏 引用
Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
作者: Christophe Alias Fabrice Baray Alain Darte LIP: CNRS - ENS Lyon - UCB Lyon - INRIA Lyon France
We build on prior work on intra-array memory reuse, for which a general theoretical framework was proposed based on lattice theory. Intra-array memory reuse is a way of reducing the size of a temporary array by foldin... 详细信息
来源: 评论