咨询与建议

限定检索结果

文献类型

  • 1 篇 期刊文献

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 电气工程
    • 1 篇 计算机科学与技术...

主题

  • 1 篇 shallow trench i...
  • 1 篇 performance anal...
  • 1 篇 design for manuf...
  • 1 篇 stress modeling ...

机构

  • 1 篇 univ calif san d...
  • 1 篇 adv micro device...
  • 1 篇 univ calif san d...

作者

  • 1 篇 kahng andrew b.
  • 1 篇 topaloglu rasit ...
  • 1 篇 sharma puneet

语言

  • 1 篇 英文
检索条件"主题词=stress modeling and optimization"
1 条 记 录,以下是1-10 订阅
排序:
Chip optimization through STI-stress-aware placement perturbations and fill insertion
收藏 引用
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 2008年 第7期27卷 1241-1252页
作者: Kahng, Andrew B. Sharma, Puneet Topaloglu, Rasit Onur Univ Calif San Diego Dept Comp Sci & Engn La Jolla CA 92093 USA Univ Calif San Diego Dept Elect & Comp Engn La Jolla CA 92093 USA Adv Micro Devices Inc Sunnyvale CA 94088 USA
Starting at the 65-nm node, stress engineering to improve the performance of transistors has been a major industry focus. An intrinsic stress source-shallow trench isolation (STI)-has not been fully utilized up to now... 详细信息
来源: 评论