咨询与建议

限定检索结果

文献类型

  • 3 篇 期刊文献

馆藏范围

  • 3 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 3 篇 工学
    • 2 篇 电子科学与技术(可...
    • 2 篇 计算机科学与技术...
    • 1 篇 电气工程
    • 1 篇 软件工程

主题

  • 3 篇 three-dimensiona...
  • 2 篇 fault tolerance
  • 2 篇 self-reconstruct...
  • 1 篇 reconstruction
  • 1 篇 neural circuit
  • 1 篇 finding the maxi...
  • 1 篇 cube-connection ...
  • 1 篇 neural algorithm
  • 1 篇 hardware algorit...
  • 1 篇 mesh array
  • 1 篇 linear array
  • 1 篇 execution time i...
  • 1 篇 parallel algorit...
  • 1 篇 interconnection ...

机构

  • 2 篇 iwate univ fac e...
  • 1 篇 ics co morioka i...
  • 1 篇 ibm thomas j. wa...

作者

  • 2 篇 horita t
  • 2 篇 takanami i
  • 1 篇 nakamura s
  • 1 篇 miranker wl
  • 1 篇 horiguchi s

语言

  • 3 篇 英文
检索条件"主题词=three-dimensional mesh array"
3 条 记 录,以下是1-10 订阅
排序:
A built-in self-reconfigurable scheme for 3D mesh arrays
收藏 引用
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS 1999年 第12期E82D卷 1554-1562页
作者: Takanami, I Horita, T Iwate Univ Fac Engn Morioka Iwate 0208551 Japan
We propose a model for fault tolerant 3D processor arrays using one-and-half track switches. Spare processors are laid on the two opposite surfaces of the 3D array. The fault compensation process is performed by shift... 详细信息
来源: 评论
A PARALLEL ALGORITHM FOR FINDING THE MAXIMUM VALUE
收藏 引用
PARALLEL COMPUTING 1989年 第1期10卷 101-108页
作者: HORIGUCHI, S MIRANKER, WL IBM Thomas J. Watson Research Center Yorktown Heights NY 10598 U.S.A.
A new parallel algorithm for finding the maximum value of a data set is proposed. Execution times are investigated by taking into account the effect of the overhead time of communication for four kinds of interconnect... 详细信息
来源: 评论
Self-reconstruction of 3D mesh arrays with 11/2-track switches by digital neural circuits
收藏 引用
IEICE TRANSACTIONS ON ELECTRONICS 1999年 第9期E82C卷 1678-1686页
作者: Takanami, I Nakamura, S Horita, T Iwate Univ Fac Engn Morioka Iwate 0208551 Japan ICS Co Morioka Iwate 0208544 Japan
Using Hopfield-type neural network model, we present an algorithm for reconstructing 3D mesh processor arrays using single-track switches where spare processors are laid on the six surfaces of a 3D array and show its ... 详细信息
来源: 评论