咨询与建议

限定检索结果

文献类型

  • 1 篇 期刊文献
  • 1 篇 会议

馆藏范围

  • 2 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 电气工程
    • 1 篇 电子科学与技术(可...
    • 1 篇 计算机科学与技术...

主题

  • 2 篇 weighted biparti...
  • 1 篇 table lookup
  • 1 篇 registers
  • 1 篇 device-specific ...
  • 1 篇 hardware binding...
  • 1 篇 weighted flow ti...
  • 1 篇 cpb methods
  • 1 篇 rtl framework
  • 1 篇 delay reduction
  • 1 篇 critical path de...
  • 1 篇 weighted tardine...
  • 1 篇 wbm methods
  • 1 篇 algorithm design...
  • 1 篇 clock frequency
  • 1 篇 clocks
  • 1 篇 hardware
  • 1 篇 unrelated parall...
  • 1 篇 high level synth...
  • 1 篇 field programmab...
  • 1 篇 multi-objective ...

机构

  • 1 篇 department of in...
  • 1 篇 nanyang technol ...

作者

  • 1 篇 chiuh-cheng chyu
  • 1 篇 dhawan udit
  • 1 篇 lam siew kei
  • 1 篇 sinha sharad
  • 1 篇 wei-shung chang
  • 1 篇 srikanthan thamb...

语言

  • 2 篇 英文
检索条件"主题词=weighted bipartite matching algorithm"
2 条 记 录,以下是1-10 订阅
排序:
A Novel Binding algorithm to Reduce Critical Path Delay During High Level Synthesis
A Novel Binding Algorithm to Reduce Critical Path Delay Duri...
收藏 引用
IEEE-Computer-Society Annual Symposium on VLSI (ISVLSI)
作者: Sinha, Sharad Dhawan, Udit Lam, Siew Kei Srikanthan, Thambipillai Nanyang Technol Univ Singapore Singapore
Hardware binding plays an important role in the performance of a design on FPGAs. Good timing performance requires that the hardware binding be as efficient as possible. It is often acceptable to let the area increase... 详细信息
来源: 评论
Minimizing total weighted tardiness and flow time for unrelated parallel machines scheduling with matching-improvement evolutionary algorithms
收藏 引用
IFAC Proceedings Volumes 2009年 第4期42卷 1043-1048页
作者: Chiuh-Cheng Chyu Wei-Shung Chang Department of Industrial Engineering and Management Yuan-Ze University Taiwan
This paper addresses unrelated parallel machine scheduling problems with two minimization objectives: total weighted flow time and tardiness, and presents two hybrid methods based on (1) non-dominated sorting genetic ... 详细信息
来源: 评论