检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

7 篇 会议

馆藏范围

7 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

3 篇 工学
- 2 篇 计算机科学与技术...
- 1 篇 电子科学与技术（可...
- 1 篇 信息与通信工程
- 1 篇 环境科学与工程（可...

主题

2 篇 transistors
2 篇 noise
1 篇 conferences
1 篇 gain
1 篇 cmos integrated ...
1 篇 instruments
1 篇 compression algo...
1 篇 recycling
1 篇 software algorit...
1 篇 bismuth
1 篇 current steering...
1 篇 ciphers
1 篇 logic gates
1 篇 random access me...
1 篇 schedules
1 篇 fully segmented
1 篇 program processo...
1 篇 muscles
1 篇 algorithm design...
1 篇 electrodes

机构

4 篇 acsd centre for ...
1 篇 digital electron...
1 篇 academic & consu...
1 篇 acsd centre for ...
1 篇 division centre ...
1 篇 college of engin...
1 篇 centre for devel...
1 篇 engineer digital...
1 篇 roorkee

作者

3 篇 balwinder singh
1 篇 varun kumar sing...
1 篇 singhal varun ku...
1 篇 akshay goel
1 篇 arpit kumar bara...
1 篇 ekta jolly
1 篇 singh balwinder
1 篇 dilip kumar
1 篇 anurag
1 篇 mandeep singh
1 篇 sushant sharma
1 篇 singh mandeep
1 篇 gurmohan singh
1 篇 sharma sushant

语言

7 篇 英文

检索条件"机构=ACSD Centre for Development of Advanced Computing"

共 7 条记录，以下是1-10 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

64-Bits low power CMOS SRAM by using 9T cell and charge recycling scheme

64-Bits low power CMOS SRAM by using 9T cell and charge recy...

引用

2012 International Conference on Devices, Circuits and Systems, ICDCS 2012

作者： Singhal, Varun Kumar Singh, Balwinder Roorkee India ACSD Centre for Development of Advanced Computing Mohali India

ISBN: (纸本)9781457715457

Memory, the unit responsible for data and information storage, is the most populated module in present electronic devices. High-speed devices use Static Random Access Memory (SRAM) for data storage. The requirement in present scenario is low power devices. Keeping this point in view, this paper proposes Charge Recycling (CR) on 9T CMOS SRAM. The Proposed and conventional 64-bit SRAM has been designed and simulated for 250nm, 180nm and 130nm CMOS technologies. The 64-bit memory is organized in 8 x 8 form (i.e. 8 rows and 8 columns). Simulation results show the reduction in average write power is 78.22%, 77.15% and 66.66% at 250nm, 180nm and 130nm CMOS technologies respectively when compared with simulation results of conventional 6T SRAM for the same technologies. Simulation has been done at 100MHz and at 1.8 volts rail-to-rail voltage. © 2012 IEEE.

关键词： Recycling

来源：评论

学校读者我要写书评

暂无评论

On board EMG signal compression for portable devices-a study

On board EMG signal compression for portable devices-a study

引用

2013 International Conference on Machine Intelligence Research and Advancement, ICMIRA 2013

作者： Sharma, Sushant Singh, Mandeep ACSD Centre for Development of Advanced Computing Mohali India Engineer Digital Electronics and Communication Division Centre for Development of Advanced Computing Mohali India

ISBN: (纸本)9780769550138

Electromyography signals are used for biomedical applications and clinical diagnosis. This paper presents a system to acquire high quality EMG (electromyography) signal and compress it for high data transfer rate. For acquiring EMG signals we are using off-the-shelf integrated circuit AFE which generates 24 bit data stream output. After acquiring the signal from front end amplifier, the signal is processed (filtration, compression). This is achieved by making use of MSP430 MCU (micro controller). We are using AFE and MSP430 because it is less power consuming, reliable, and both are compatible with each other. The detail of the hardware and software is explained in the further section of the paper. This paper also describes the compression algorithm. Compression is done so that whenever the data is send wirelessly using Bluetooth, Zigbee etc, it requires less bandwidth. © 2013 IEEE.

关键词： Data transfer

来源：评论

学校读者我要写书评

暂无评论

Design and Analysis of 8 Bit Fully Segmented Digital to Analog Converter

Design and Analysis of 8 Bit Fully Segmented Digital to Anal...

引用

International Conference on Recent Advances in Engineering & Computational Sciences

作者： Arpit Kumar Baranwal Anurag Balwinder Singh ACSD Centre for Development of Advanced Computing

ISBN: (纸本)9781467382540

This paper presents design of an 8-bit 1.8V fully segmented digital to analog converter (DAC) using 180nm CMOS technology. DAC is an essential part of digital signal processor. Digital to analog converter is employed in processing of digital signals and providing analog output in the form of current or voltage for corresponding binary input. The differential non linearity of a DAC shows variation in output corresponding to 1LSB change at input that is accuracy of data conversion. To achieve low non linearity or more accurate data conversion a DAC is designed with unary coding or a fully segmented digital to analog converter with current steering technique. The INL and DNL achieved in this research work are 0.145LSB and 0.013LSB respectively. The power consumption is simulated as 99.67mW.

关键词： Fully Segmented Current steering dac

来源：评论

学校读者我要写书评

暂无评论

Performance Analysis and Implementation of Scalable Encryption Algorithm on FPGA

Performance Analysis and Implementation of Scalable Encrypti...

引用

International Conference on Machine Intelligence and Research Advancement (ICMIRA)

作者： Ekta Jolly Dilip Kumar Balwinder Singh ACSD Centre for Development of Advanced Computing (C-DAC) Mohali India

Scalable Encryption Algorithm (SEA), a parametric block cipher finds its application for confined processing resources and throughput requirement. It is an efficient solution for small embedded application and initially used for software implementation in controllers, smart card, processors and many other resources constrained systems (e.g. sensor networks RFIDs). In this paper, an algorithm is presented whose performance is investigated in recent field programmable array devices. For this purpose different modules of algorithm like encrypt block, decrypt block and key Schedule are written separately and then integrated in an iterative loop architecture thus allowing efficient combination of encryption, decryption and "on-the-fly" key derivation. The synthesis results for area utilization, working frequency and throughput are verified on target platform Virtex-5.

关键词： Encryption Ciphers Algorithm design and analysis Schedules Software algorithms Program processors

来源：评论

学校读者我要写书评

暂无评论

On Board EMG Signal Compression for Portable Devices - A Study

On Board EMG Signal Compression for Portable Devices - A Stu...

引用

International Conference on Machine Intelligence and Research Advancement (ICMIRA)

作者： Sushant Sharma Mandeep Singh ACSD Centre for Development of Advanced Computing Mohali India Division Centre for Development of Advanced Computing Engineer Digital Electronics and Communication Mohali India

关键词： Electromyography Electrodes Noise Muscles Conferences Compression algorithms Quantization (signal)

来源：评论

学校读者我要写书评

暂无评论

64-bits low power CMOS SRAM by using 9T cell and charge recycling scheme

64-bits low power CMOS SRAM by using 9T cell and charge recy...

引用

International Conference on Devices, Circuits and Systems (ICDCS)

作者： Varun Kumar Singhal Balwinder Singh College of Engineering Roorkee(COER) Roorkee India Centre for Development of Advanced Computing Mohali ACSD India

Memory, the unit responsible for data and information storage, is the most populated module in present electronic devices. High-speed devices use Static Random Access Memory (SRAM) for data storage. The requirement in present scenario is low power devices. Keeping this point in view, this paper proposes Charge Recycling (CR) on 9T CMOS SRAM. The Proposed and conventional 64-bit SRAM has been designed and simulated for 250nm, 180nm and 130nm CMOS technologies. The 64-bit memory is organized in 8 × 8 form (i.e. 8 rows and 8 columns). Simulation results show the reduction in average write power is 78.22%, 77.15% and 66.66% at 250nm, 180nm and 130nm CMOS technologies respectively when compared with simulation results of conventional 6T SRAM for the same technologies. Simulation has been done at 100MHz and at 1.8 volts rail-to-rail voltage.

关键词： Random access memory Transistors Logic gates Bismuth

来源：评论

学校读者我要写书评

暂无评论

Novel High Gain Low Noise CMOS Instrumentation Amplifier for Biomedical Applications

Novel High Gain Low Noise CMOS Instrumentation Amplifier for...

引用

International Conference on Machine Intelligence and Research Advancement (ICMIRA)

作者： Akshay Goel Gurmohan Singh Academic & Consultancy Services Division (ACSD) Centre for Development of Advanced Computing (C-DAC) Mohali India Digital Electronics & Communication Division (DECD) Centre for Development of Advanced Computing (C-DAC) Mohali India

This work describes a novel technique of designing a high gain low noise CMOS instrumentation amplifier for biomedical applications like ECG signal processing. A three opamp instrumentation amplifier have been designed by using two simple op-amps at the two input stages and a folded cascode opamp at the output stage. Both op-amps at the input and output are 2-stage. Most of the previous or earlier designed op-amp in literature uses same type of op-amp at the input and output stages of instrumentation amplifier. By using folded cascode op-amp at the output, we had achieved significant improvement in gain and CMRR. Transistors sizing plays a major role in achieving high gain and CMRR. To achieve a desirable common mode rejection ratio (CMRR), Gain and other performance metrics, selection of most appropriable op-amp circuit topologies & optimum transistor sizing was the main criteria for designing of instrumentation amplifier for biomedical applications. The complete instrumentation amplifier design is simulated using Cadence Spectre tool and layout is designed and simulated in Cadence Layout editor at 0.18μm CMOS technology. Each of the input two stage op-amp provides a gain and CMRR of 45dB and 72dB respectively. The output two stage folded cascode amplifier provides a CMRR of 92dB and a gain of 82dB. The design achieves an overall CMRR and gain of 92dB and 67db respectively. The overall power consumed by instrumentation amplifier is 263μW which is suitable for biomedical signal processing applications.

关键词： Instruments Noise Resistors Transistors Gain CMOS integrated circuits Layout

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共1页 << < 1 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：