In this paper, we investigate the channel estimation algorithm for medium-voltage, long haul power line communi-cation (PLC) system in the IEEE 1901 standard. To improve the overall performance, we employ a dual Gauss...
详细信息
ISBN:
(纸本)9781479900657
In this paper, we investigate the channel estimation algorithm for medium-voltage, long haul power line communi-cation (PLC) system in the IEEE 1901 standard. To improve the overall performance, we employ a dual Gaussian interpolation method working on the amplitude and phase domain simultane-ously, a major difference from the conventional schemes using the real and imaginary part. Meanwhile, to mitigate the effect of impulsive noise, a notorious impairment in PLC transmission, we propose an impulsiveness detection/cancellation method using unused null subcarriers. Extensive simulation results indicate improved performance than the conventional inter-polators in an impulsive environment. The channel models proposed by the open power-line communication European research alliance (OPERA) are utilized for simulation. The hardware architecture is also presented together with its achievable performance.
Increasing demand for high performance has impelled the development of process technology and IC design technology. Due to production technology restrictions, traditional single-core processors have encountered bottle...
详细信息
ISBN:
(纸本)9781467349345
Increasing demand for high performance has impelled the development of process technology and IC design technology. Due to production technology restrictions, traditional single-core processors have encountered bottlenecks both in frequency and performance. Heterogeneous multi-core SoC, such as CPU + coprocessor + peripherals, is accepted as a cost-effective solution for the increasing computation demands in embedded system. The system performance depends on the processor frequency, the memory access rate, and the I/O access rate, but their development is unbalanced, and CPU has to wait for the response from the memory or I/O for a long time in order to continue pro- cessing. Hardware multithreading technology has been used to effectively hide memory latency and significantly increase total system performance with low cost. This paper presents a design of coprocessor IP based on altera PicaRISC multithreaded pro- cessor which can execute eight threads simultaneously using a time-slicing multithreading approach. The IP core was designed based on avalon bus, and can be easily integrated into nearly any system. The test result shows that fft3780 calculation can speed up to 9 times using 16 threads.
Cognitive Radio (CR) has been proposed to address the apparent paradox between spectrum scarcity and spectrum underutilization. It requires the use of a reconfigurable architecture to support a wide range of operating...
详细信息
Cognitive Radio (CR) has been proposed to address the apparent paradox between spectrum scarcity and spectrum underutilization. It requires the use of a reconfigurable architecture to support a wide range of operating modes. In the case of OFDM-based CR, several subcarriers could interfere with licensed (i.e., the primary) users, so there may be a large number of zero-valued input/output points of the IFFT/FFT and the standard FFT algorithms are not efficient in such a situation. In this paper, we discuss how a more appropriate FFT algorithm, transform decomposition, can be mapped onto a reconfigurable baseband processing architecture. Two mapping methods are proposed to meet various user requirements.
This paper proposes a fast algorithm for Boolean matching of completely specified Boolean functions. The algorithm is based on the NPN classification and can be applied on-the-fly to millions of small practical functi...
详细信息
This paper proposes a fast algorithm for Boolean matching of completely specified Boolean functions. The algorithm is based on the NPN classification and can be applied on-the-fly to millions of small practical functions appearing in industrial designs, leading to runtime and memory reduction in logic synthesis and technology mapping. The algorithm is conceptually simpler, faster, and more scalable than previous work.
As a key technology in next-generation wireless communication, MIMO technology becomes a hot research topic promptly for its high channel capacity and reliability. This work presents an implementation of configurable ...
详细信息
As a key technology in next-generation wireless communication, MIMO technology becomes a hot research topic promptly for its high channel capacity and reliability. This work presents an implementation of configurable MIMO detector with complex K-best algorithm, which is able to work in different number of antennas and various constellation sizes. It can achieve a SNR-independent throughput of 1044Mbps in 4×4 64-QAM mode while consuming 75K gates and 113pj/b in TSMC 65nm CMOS process.
Quantum wireless multi-hop network (QWMN) is one emerging area which is relative to quantum communication and *** distance delivery of quantum information in network is an important problem in *** results in our study...
详细信息
ISBN:
(纸本)9781479909216
Quantum wireless multi-hop network (QWMN) is one emerging area which is relative to quantum communication and *** distance delivery of quantum information in network is an important problem in *** results in our study on quantum state propagation in QWMN by using EPR *** this paper, we present and prove method to transfer quantum state in *** this method, quantum state can be teleported from source to destination and intermediate nodes can complete teleportation in parallelism and independently in *** time complexity of this method is independent of number of *** addition, we verify that EPR-pair bridging is still applicable for transmitting quantum state in n-hop routing and extend the logical relation of result to n-hop *** on these studies, we can propagate quantum states instantaneously in QWMN and destination node can recover the state only with the measurement outcomes of intermediate nodes.
An on-chip transformer is optimized to have a good performance at low frequency with large self-inductance. The ports of primary and secondary are in orthogonal direction so as to resist the large current though the c...
详细信息
An on-chip transformer is optimized to have a good performance at low frequency with large self-inductance. The ports of primary and secondary are in orthogonal direction so as to resist the large current though the center-tap in some applications. At the frequency of 900Mhz, the quality factor of the primary is 7.7 while the secondary is 3.3, both of which have inductance of 11.4nH. It can work as an balun between the differential power amplifier and the single-end antenna with a turn ratio 1:1. The transformer is implemented on the SMIC 0.13um RF 1P8M process.
The excellent dielectric and electrowetting properties of Cyanoethyl Pullulan (CEP) material were evaluated in this paper. The CEP can obtained a dielectric constant of 18 (100 kHz) by spin-coating and annealing at 10...
详细信息
The excellent dielectric and electrowetting properties of Cyanoethyl Pullulan (CEP) material were evaluated in this paper. The CEP can obtained a dielectric constant of 18 (100 kHz) by spin-coating and annealing at 100 °C in atmosphere. The asymmetry, reversibility and stability of electrowetting on CEP were studied, showing negative-potential sensitive and good electrowetting performance. Based on these results, an EWOD device with 1μm thick CEP dielectric layer has been fabricated and tested, demonstrating the successful manipulation of water droplets with drive voltage of 20 V. The easy fabrication and excellent performance of CEP make it a superior dielectric material in the future EWOD devices.
A high performance bulk floating body memory device is demonstrated in this work. Experimental results show a data retention of 1.89s and a initial memory window over 60μA@85°C, which are excellent features for ...
详细信息
A high performance bulk floating body memory device is demonstrated in this work. Experimental results show a data retention of 1.89s and a initial memory window over 60μA@85°C, which are excellent features for eDRAM application. A novel read method based on parasitic BJT effect is introduced to improve device performance. The impact of process parameters is investigated and P well doping is found to be the key factor. The scaling potential of the proposed read scheme is also evaluated by the measurement of devices with several (W/L, T ox ) combinations.
Memory management is a challenging issue of multi-core architecture. With growing core numbers, Distributed Shared Memory (DSM) is becoming a general trend. In this paper, a DSM based multi-core architecture is explor...
详细信息
Memory management is a challenging issue of multi-core architecture. With growing core numbers, Distributed Shared Memory (DSM) is becoming a general trend. In this paper, a DSM based multi-core architecture is explored and evaluated via an H.264 decoder application. The memory access and communication over Network-on-Chips is managed by the Data Management Engine (DME). Experimental results realized on an Altera Stratix VI show that 9-node distributed memory system increases performance by 1.5x compared to centralized memory. Moreover, the performance of proposed DSM architecture grows linearly with the number of cores deployed.
暂无评论