咨询与建议

限定检索结果

文献类型

  • 736 篇 会议
  • 73 篇 期刊文献

馆藏范围

  • 809 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 500 篇 工学
    • 300 篇 电子科学与技术(可...
    • 163 篇 计算机科学与技术...
    • 99 篇 信息与通信工程
    • 92 篇 电气工程
    • 92 篇 软件工程
    • 69 篇 材料科学与工程(可...
    • 43 篇 化学工程与技术
    • 36 篇 仪器科学与技术
    • 36 篇 控制科学与工程
    • 34 篇 光学工程
    • 31 篇 机械工程
    • 19 篇 冶金工程
    • 16 篇 动力工程及工程热...
    • 11 篇 网络空间安全
    • 10 篇 生物医学工程(可授...
    • 7 篇 生物工程
    • 5 篇 建筑学
    • 5 篇 土木工程
  • 200 篇 理学
    • 93 篇 物理学
    • 83 篇 数学
    • 45 篇 化学
    • 18 篇 统计学(可授理学、...
    • 13 篇 系统科学
    • 8 篇 生物学
  • 30 篇 管理学
    • 29 篇 管理科学与工程(可...
    • 11 篇 工商管理
  • 10 篇 军事学
    • 10 篇 军队指挥学
  • 8 篇 经济学
    • 8 篇 应用经济学
  • 4 篇 法学
    • 4 篇 社会学
  • 3 篇 医学
  • 1 篇 农学
  • 1 篇 艺术学

主题

  • 28 篇 hardware
  • 25 篇 clocks
  • 22 篇 field programmab...
  • 21 篇 throughput
  • 21 篇 cmos technology
  • 20 篇 application spec...
  • 19 篇 abstracts
  • 18 篇 logic gates
  • 18 篇 random access me...
  • 17 篇 computer archite...
  • 17 篇 switches
  • 15 篇 computational mo...
  • 15 篇 silicon
  • 14 篇 films
  • 14 篇 decoding
  • 13 篇 cmos integrated ...
  • 13 篇 substrates
  • 13 篇 voltage
  • 13 篇 algorithm design...
  • 13 篇 field programmab...

机构

  • 115 篇 state key lab of...
  • 96 篇 state key lab of...
  • 58 篇 state key lab. o...
  • 30 篇 state-key lab of...
  • 23 篇 state key lab of...
  • 19 篇 asic and system ...
  • 19 篇 asic and system ...
  • 16 篇 state key lab of...
  • 15 篇 state-key lab. o...
  • 15 篇 state key lab of...
  • 14 篇 asic & system st...
  • 13 篇 center for discr...
  • 11 篇 state key lab of...
  • 10 篇 state key lab. o...
  • 9 篇 state key lab of...
  • 8 篇 department of mi...
  • 7 篇 the state key la...
  • 7 篇 fudan university...
  • 7 篇 school of microe...
  • 6 篇 state key lab of...

作者

  • 87 篇 xiaoyang zeng
  • 44 篇 zeng xiaoyang
  • 42 篇 xuan zeng
  • 32 篇 xin-ping qu
  • 29 篇 jianli chen
  • 27 篇 jia zhou
  • 27 篇 yibo fan
  • 26 篇 jun yu
  • 24 篇 dian zhou
  • 22 篇 wei li
  • 22 篇 jun han
  • 22 篇 fan yang
  • 22 篇 junyan ren
  • 20 篇 yinyin lin
  • 20 篇 zeng xuan
  • 18 篇 chi nan
  • 18 篇 yun chen
  • 17 篇 kun wang
  • 17 篇 lingli wang
  • 16 篇 nan chi

语言

  • 764 篇 英文
  • 42 篇 中文
  • 3 篇 其他
检索条件"机构=ASIC and System State-Key Lab"
809 条 记 录,以下是671-680 订阅
排序:
A Full-custom Design of AES SubByte Module with Signal Independent Power Consumption
A Full-custom Design of AES SubByte Module with Signal Indep...
收藏 引用
2008 IEEE International Symposium on Circuits and systems (ISCAS 2008), vol.10
作者: Liang Li Jun Han Xiaoyang Zeng Jia Zhao State-Key Lab of ASIC and System Fudan University Shanghai China
A full-custom design of AES SubByte module based on Sense Amplifier Based Logic is proposed in this paper. Power consumption of this design is independent of both value and sequence of data. Therefore this design is r... 详细信息
来源: 评论
Silicide as diffusion source for dopant segregation in 70-nm MOSFETs with PtSi Schottky-barrier source/drain on ultrathin-body SOI
Silicide as diffusion source for dopant segregation in 70-nm...
收藏 引用
2008 9th International Conference on Ultimate Integration on Silicon (ULIS 2008)
作者: Z. J. Qiu Z. Zhang J. Lu R. Liu M. Ostling S. L. Zhang State Key Lab of ASIC & System Fudan University Shanghai China School of Information and Communication Technology Royal Institute of Technology Stockholm Sweden The Ångström Laboratory Uppsala University Uppsala Sweden
In this paper, dopant segregation (DS) method is adopted to enhance device performance of PtSi-based Schottky-barrier source/drain MOSFETs (SB-MOSFETs) fabricated on ultrathin silicon-on-insulator. The DS formation is... 详细信息
来源: 评论
Absorption and desorption characteristic of zeolites in gas sensor system
Absorption and desorption characteristic of zeolites in gas ...
收藏 引用
International Conference on Solid-state and Integrated Circuit Technology
作者: Wei Yao Yuanyuan Hu Xinming Ji Nan Ren Jia Zhou Yiping Huang Yi Tang Department of Microelectronics ASIC and System State Key Lab Fudan University Shanghai P. R. China Department of Chemistry Fudan University Shanghai P. R. China
Nanosized zeolites as a novel absorbent were investigated targeting for the nerve agent sarin stimulant gas DMMP. Quartz crystal microbalance (QCM) gas sensors modified with Silicalite-1 or Cu-ZSM-5 zeolites synthesiz... 详细信息
来源: 评论
Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method  08
Modeling and simulation for on-chip power grid networks by l...
收藏 引用
IEEE International Conference on Computer-Aided Design
作者: Boyuan Yan Sheldon X.-D. Tan Gengsheng Chen Lifeng Wu Department of Electrical Engineering University of California Riverside CA USA ASIC & System State-Key-Lab MicroElectronics Department Fudan University Shanghai China Cadence Design Systems Inc. San Jose CA USA
Fast analysis of power grid networks has been a challenging problem for many years. The huge size renders circuit simulation inefficient and the large number of inputs further limits the application of existing Krylov... 详细信息
来源: 评论
Variability in SOI Schottky Barrier MOSFETs
Variability in SOI Schottky Barrier MOSFETs
收藏 引用
2008 9th International Conference on Ultimate Integration on Silicon (ULIS 2008)
作者: S. F. Feste M. Zhang J. Knoch S. L. Zhang S. Mantl Institute of Bio and Nanosystems IBN1-IT Julich Germany IBN1-IT Institute of Bio and Nanosys-terns Jülich Germany IBM Zurich Research Laboratory Rüschlikon Switzerland State Key Lab of ASIC and System Royal Institute of Technology (KTH) Shanghai China Sweden
We study the variability of the electrical characteristics of silicon-on-insulator (SOI) SB-MOSFETs. A new method by extracting the variation of the threshold voltage from a large number of devices with different SOI ... 详细信息
来源: 评论
Design of dual-mode equalizer for QAM demodulator in FPGA
Design of dual-mode equalizer for QAM demodulator in FPGA
收藏 引用
ICSICT-2006: 2006 8th International Conference on Solid-state and Integrated Circuit Technology
作者: Jiang, Zhou Liu, Zhi Jin, Rong-Hua Zeng, Xiao-Yang State Key Lab of ASIC and System Fudan University Shanghai 200433 China
This paper deals with the design of a dual-mode equalizer for QAM demodulator in FPGA. The fractionally spaced mode is supported as well as conventional symbol-spaced mode without changing the clock rate. The equalize... 详细信息
来源: 评论
1.25Gb/s low jitter dual-loop clock and data recovery circuit
1.25Gb/s low jitter dual-loop clock and data recovery circui...
收藏 引用
2007 7th International Conference on asic, asicON 2007
作者: Wei, Liu Lei, Xiao Lianxing, Yang State Key Lab. of ASIC and System Fudan University Shanghai 201203 China
The design of 1.25Gb/s low jitter frequency-aided dual-loop CMOS clock and data recovery circuit (CDR) applied in SerDes (Serializer&Deserializer) transceiver for Gigabit Ethernet is described. The FLL circuit is ... 详细信息
来源: 评论
An energy-proportion synchronization method for IR-UWB communications
An energy-proportion synchronization method for IR-UWB commu...
收藏 引用
2007 IEEE International Symposium on Circuits and systems, ISCAS 2007
作者: Jing, Wang Lang, Mai Yanjie, Peng Jun, Han Xiaoyang, Zeng State Key Lab. of ASIC and System Fudan University Shanghai 201203 China
In this paper, a novel synchronization method for IR-UWB systems is proposed. Integrate-and-dump operations at the symbol rate are done over the product of the received signal and it Ts-delayed replica. The relative p... 详细信息
来源: 评论
A reconfigurable and ultra low-cost VLSI implementation of SHA-I and MD5 functions
A reconfigurable and ultra low-cost VLSI implementation of S...
收藏 引用
2007 7th International Conference on asic, asicON 2007
作者: Cao, Dan Han, Jun Zeng, Xiao-Yang State-Key Lab. of ASIC and System Fudan University Shanghai 201203 China
The hash functions are applied in the communication integrity and signature authentication. There are so many secure communication protocols which involve various hash algorithms of different security level. This pape... 详细信息
来源: 评论
A 8-bit 125-MSample/s pipelined ADC
A 8-bit 125-MSample/s pipelined ADC
收藏 引用
2007 7th International Conference on asic, asicON 2007
作者: Mingjun, Fan Tingqian, Chen Wenjing, Yin Lei, Wang Ning, Li Junyan, Ren State Key Lab. of ASIC and System Fudan University Shanghai 201203 China
This paper describes a 1.8-V, 8-bit, 125 Msample/s analog-to-digital converter (ADC) with a power-efficient architecture designed in a 0.18-μm CMOS technology. Through sharing an amplifier between two successive pipe... 详细信息
来源: 评论