With the popularity of Internet of Things technology in consumer electronic product, the security of data in these devices is becoming increasingly important. However, common encryption schemes are not well suited for...
详细信息
ISBN:
(纸本)9781509061945
With the popularity of Internet of Things technology in consumer electronic product, the security of data in these devices is becoming increasingly important. However, common encryption schemes are not well suited for these resource-constrained devices. To solve this problem, a low-cost SM4 implementation structure based on resource reutilization is proposed in this paper. The round function and key expansion use the core module in serial and all the round keys generated on-the-fly. Composite field S-box and barrel shifter allow the circuit area to be further reduced. key store & check module and CK generate module can improve the efficiency of decode mode. The result shows that only 2756 GE is used in our design on SMIC 0.18 um CMOS technology, and it can achieve 318 of FOM (Figure of Merit). Therefore, it is quite a good way to protect the security of data in consumer electronic product.
In this paper,the influence of signal and noise on digital demodulator as well as the importance of a reasonable threshold are elaborated. A new method of threshold setting is presented, which is adjusted according to...
In this paper,the influence of signal and noise on digital demodulator as well as the importance of a reasonable threshold are elaborated. A new method of threshold setting is presented, which is adjusted according to signal and noise. Furthermore, the advantage of this model is analyzed.
Research in high throughput, high performance Turbo coding systems has an important significance for the development of modern wireless communication systems. This work presents a design of a high parallelism high thr...
详细信息
This paper presents a sub-nanowatt front-end amplifier for ultra-low-power wireless IoT sensor nodes. This chip consists of an instrumentation amplifier, a DC servo loop, a clock generator and a bias circuit. It is fu...
详细信息
ISBN:
(纸本)9781509006977
This paper presents a sub-nanowatt front-end amplifier for ultra-low-power wireless IoT sensor nodes. This chip consists of an instrumentation amplifier, a DC servo loop, a clock generator and a bias circuit. It is fully integrated, and therefore does not rely on any off-chip references. Fabricated in 65nm CMOS process, measurement results show that the amplifier system achieves 39dB gain and 0.1-130Hz bandwidth, sufficient for many low-frequency sensor interface applications. The measured power is 687pW for a 0.45V supply voltage, which when compared with previously published AFEs, is the only sub-nW low-noise amplifier.
Trajectory-based methods offer an effective methodology for generating the reduced-order models (ROMs) for nonlinear systems. These methods first sample on the state trajectories driven by the training inputs, then li...
详细信息
ISBN:
(纸本)9781467395700
Trajectory-based methods offer an effective methodology for generating the reduced-order models (ROMs) for nonlinear systems. These methods first sample on the state trajectories driven by the training inputs, then linearize and reduce the linearized systems around the sample points. However, these methods depend on an single global reduction subspace generated by combining all the projection subspaces of the sample points on the trajectories. In order to address this problem, a localized reduction technique has been proposed. This method weaves together a larger set of smaller localized ROMs for the trajectory samples. However, since these localized ROMs do not share the same coordinates, these localized ROMs cannot be interpolated to derive new ROMs. As a result, a large number of localized ROMs are needed to cover the necessary state space and guarantee adequate reduction accuracy. In this paper, we propose a new, efficient trajectory-based model order reduction algorithm for nonlinear systems via localized projection and global interpolation. We employ an efficient procedure to transform the smaller localized ROMs into a set of equivalent ROMs with nearly consistent global coordinate. The ROMs for the nonlinear systems are then obtained by globally interpolating the localized ROMs. Because we can perform interpolation between these localized ROMs, the required number of localized ROMs can be greatly reduced.
In this paper, a mixture of VLIW and vector architecture of ECC processor is proposed to perform either prime field GF(p) operations or binary field GF(2m) operations for arbitrary prime numbers and irreducible polyno...
详细信息
ISBN:
(纸本)9781849199940
In this paper, a mixture of VLIW and vector architecture of ECC processor is proposed to perform either prime field GF(p) operations or binary field GF(2m) operations for arbitrary prime numbers and irreducible polynomials. Besides, an application specific instruction set for ECC is presented to support parallel processing with VLIW instruction structure features and vector register addressing modes. After implemented in 65-nm CMOS process, our proposed 521-bit dual field elliptic curve cryptographic processor can perform scalar multiplication in 1.3 ms over GF(p521) and 0.94 ms over GF(2521). Our ECC processor chip is advantageous in terms of functionality, scalability, and performance.
An automated test framework for SRAM-based FPGA is presented. With the framework, test configurations of different categories can be partially or completely generated, and the tests be running using the generated conf...
详细信息
This paper presents a high power-efficient low voltage differential signaling (LVDS) output driver with adjustable feed-forward capacitor compensation. Compared to conventional LVDS output driver, the proposed output ...
详细信息
This paper presents a high power-efficient low voltage differential signaling (LVDS) output driver with adjustable feed-forward capacitor compensation. Compared to conventional LVDS output driver, the proposed output driver helps to significantly reduce the requirement of driving capability of pre-driver by increasing the rising and falling time of outputs. In addition, its output swing is adjustable based on different loadings. The proposed LVDS output driver consumes 3.04 mW with a transmission data rate of 6 Gb/s, achieving a power efficiency of 0.51 mW/Gb/s. This output driver circuit is implemented in a 65 nm CMOS process with a core area of 0.025 mm(2).
In this paper, we propose an inclusive NoC fault model incorporating both high-level abstraction and hardware structure. In high-level abstraction domain, we point out the deficiency of existing fault model as well as...
详细信息
In this paper, we propose an inclusive NoC fault model incorporating both high-level abstraction and hardware structure. In high-level abstraction domain, we point out the deficiency of existing fault model as well as simulation procedure, and categorize faults according to their behavior on channel dependency graph CDG. We also introduce connectivity graph CG to identify connection break that faults might incur. In hardware structure domain, we include hardware faults with diverse granularities, and match each hardware fault to corresponding high-level abstraction fault. The fault model we propose shows convincing integrity, and brings more prospects to NoC fault handling.
A full-rate energy-efficient forwarded-clock (FC) receiver is demonstrated in this paper. A current sampler with continuous-time equalization is realized with 20 GHz bandwidth in sampling for data recovery. Moreover, ...
详细信息
暂无评论