Reed-Solomon (RS) codes are widely used in digital communication and storage systems. Unlike usual VLSI approaches, this paper presents a high throughput fully programmable Reed-Solomon decoder on a multi-core process...
详细信息
Many-core SoC (MCSoC) design is one of chip design trends and challenges. Modeling and simulation for large scale MCSoC design is the key to get it right the first time. NoC is the most important component of future M...
详细信息
Many-core SoC (MCSoC) design is one of chip design trends and challenges. Modeling and simulation for large scale MCSoC design is the key to get it right the first time. NoC is the most important component of future MCSoC. A novel modeling tool, MCVP-NoC (Many-Core Virtual Platform with Networks-on-Chip support) was designed for large scale MCSoC modeling, and can be used in design space exploration, early software development and system verification. MCVP-NoC was built on systemC, OVP(Open Virtual Platform) and TLM2.0, integrated with Orion2.0 for power and area estimation. MCVP-NoC can run real software code, and can be used to evaluate the performance of the MCSoC design under real application load.
In this paper, an efficient packing algorithm based on constraint satisfaction problem technique is proposed for contemporary FPGA CLB architecture. No matter how complex the architecture is, there are a limited numbe...
详细信息
4 or 8-point IDCT are widely used in traditional video coding standards. However larger size (16/32-point) IDCT has been proposed in the next generation video standard such as HEVC. To fulfill this requirement, this w...
详细信息
Generally, the organic ferroelectric P(VDF-TrFE) thin film is partially crystallized with a mixture of ferroelectric crystallites, non-crystalline molecules, and additional non-ferroelectric crystallites, e.g., Triflu...
详细信息
Traditional circuit description languages such as SPICE, VHDL, and Verilog have limited capability of designing and verifying large scale mixed-signal systems, because they can only deal with analog or digital circuit...
详细信息
Traditional circuit description languages such as SPICE, VHDL, and Verilog have limited capability of designing and verifying large scale mixed-signal systems, because they can only deal with analog or digital circuits and lack of flexibility of modeling complicated mixed-signal stimulus. This paper presents a verification method combining systemC/systemC-AMS and HSIM-VCS verification platforms to design a Near Field Communication (NFC) tag and verify its function under certain noise conditions.
The chemical mechanical polishing (CMP) of Molybdenum (Mo) using hydrogen peroxide based alkaline solution was investigated. The effects of pH value and the H2O2 concentration on the Mo polishing were studied. The sta...
详细信息
Topological structure is an important part of the design of network on chip systems. The majority of current NoC architectures employ mesh topology, but at some practical application, NoC systems often integrate a num...
详细信息
ISBN:
(纸本)9781467349345
Topological structure is an important part of the design of network on chip systems. The majority of current NoC architectures employ mesh topology, but at some practical application, NoC systems often integrate a number of heterogeneous blocks, or some fabrication faults, reliability issues, may lead to the need of irregular topologies. Consequently, simplistic routing techniques such as XY scheme can not be employed in irregular topologies. This paper presents an efficient specific routing scheme for the irregular mesh network which can be guaranteed for the connection in irregular topologies. This paper applies routing tables (RT) to realize the algorithm and use OVP (Open Virtual Platforms)+ TLM (Transaction Level Modeling)+systemC to create a virtual platform, achieving a 16 xl6 irregular mesh topology of heterogeneous systems. Finally the routing scheme is applied to test specific real application network instances, and the result shows its connectivity and efficiency.
Most of the implementations of boundary scan chains are of fixed length, typically hundreds or thousands. Because the whole chain is scanned every time, many clock cycles are wasted when only a small part of it is con...
详细信息
Most of the implementations of boundary scan chains are of fixed length, typically hundreds or thousands. Because the whole chain is scanned every time, many clock cycles are wasted when only a small part of it is concerned. In this paper, a novel structure of configurable boundary scan chain is proposed. Its length and content can be reconfigured without interrupting the chip's functionality. Experimental result shows that the maximum frequency can be as high as 510.4MHz for a full-configurable chain with 512 cells, under 32 nm process, which is 15.7x better than the intuitive method. The proposed structure has been applied to a processor prototype design, and is expected to meet requirements of different applications.
This paper presents an efficient implementation of OFDM inner receiver on a programmable multi-core processor platform with CMMB as an application. The platform consists of an array of programmable SIMD processors int...
详细信息
暂无评论