This paper analyzes the effect of channel gains on the performance of signal detection in multiple-input multiple-output (MIMO) systems, and based on that proposes an intelligent MIMO signal detection algorithm. It dy...
详细信息
Being an effective edge detector with single-pixel response, Canny operator has been widely used in accurately abstracting the edge information in image processing. However, taking its 4-step process into account,...
详细信息
Being an effective edge detector with single-pixel response, Canny operator has been widely used in accurately abstracting the edge information in image processing. However, taking its 4-step process into account, its real-time implementation based on CPU has become a significant problem, especially for the part of the edge tracing, which consumes a large amount of computing time. To solve the problem, GPU will be used in this paper for sake of its powerful ability of parallel processing while a new Canny operator is proposed with the introduction of parallel breakpoints detection and edge tracing without recursive operations. Experimental results show that, the improved Canny operator has obtained a high real-time performance of edge detection in image processing.
In this paper we propose two new design techniques for floating point arithmetic units used in DSP applications, and apply them in the design of two multi-operand units for high-radix FFTs. These two multi-operand ari...
详细信息
A 1.0GHz, Voltage Controlled Oscillator (VCO) fabricated in TSMC 1.2V 1P9M 65nm CMOS LP-Process is presented in the paper. The output frequency is proportional to the control voltage (Vctrl). The advantage of the arch...
详细信息
In order to meet the requirements of different filtering specifications in a reconfigurable platform that supports multi-standard coexistence and high data rates, a general-purpose filter is indispensable. This paper ...
详细信息
Radio frequency identification (RFID) is a technology for automatic object identification. It has wide applications in many areas such as manufacturing, transportation, healthcare, and so on. However, many RFID system...
详细信息
Radio frequency identification (RFID) is a technology for automatic object identification. It has wide applications in many areas such as manufacturing, transportation, healthcare, and so on. However, many RFID systems are suffering from security issues. In this paper, we present an implementation of a secure UHF RFID tag baseband with a Hummingbird (HB) cryptographic engine using the SMIC 0.13μm technology. An improvement of the Gen2 protocol based on our secure engine is proposed to enhance security. The implementation results show that the area of our baseband is 16,986 gate equivalents and the secure engine takes 23.6% of the entire die area. The overall power consumption of our baseband is 30.67μW at a clock frequency of 1.28MHz and with 1.2V power supply, which is suitable for resource-constrained RFID tags.
This paper presents a statistical method to build up interconnect timing library of static timing analysis for FPGA design. To overcome a large number of negative values in the traditional interconnect timing libr...
详细信息
This paper presents a statistical method to build up interconnect timing library of static timing analysis for FPGA design. To overcome a large number of negative values in the traditional interconnect timing library, the statistical method is introduced. The experimental results show that the proposed method could improve the positive ratio and achieve up to 22.35％ on average. Compared to the tested delay results on the FPGA chip, the delay error rate can be reduced from 13.58％ to 11％.
Face detection has been playing an important role in more and more fields, which makes it necessary and urgent to have its architecture reconfigurable to satisfy different requirements on detection capabilities. T...
详细信息
Face detection has been playing an important role in more and more fields, which makes it necessary and urgent to have its architecture reconfigurable to satisfy different requirements on detection capabilities. The paper proposes a face detection architecture, which could be adjusted by the users according To the environment, the sensor resolution, the different requirements of detection accuracy and speed. This user adjustable mode makes the reconfiguration simple and efficient, and especially benefits for the application of portable mobile terminals whose working condition often changes frequently. Experimental results show that the reconfiguration of the architecture is very reasonable in face detection and synthesized report also indicates its advantage on speed and accuracy.
Highly integrated contemporary SRAM-based Field Programmable Gate Arrays (FPGAs) lead to high occurrence-rate of transient faults induced by Single Event Upsets (SEUs) in FPGAs' configuration memory. In this p...
详细信息
Highly integrated contemporary SRAM-based Field Programmable Gate Arrays (FPGAs) lead to high occurrence-rate of transient faults induced by Single Event Upsets (SEUs) in FPGAs' configuration memory. In this paper, Fudan Design Environment (FDE) Triple Module Redundancy (TMR) approach for design triplication has been devised to meet highreliability design on FDP2008. Throughput Logic, feedback logic, I/O logic and special feature such as Shift Register LUTs (SRLs) and constant logic are treated differently to effectively mitigate the effects of the SEU faults.
To enhance security in WLAN, CCMP is introduced in IEEE 802.1 1i. This paper presents a heterogeneous multi-core architecture based on NoC to support highspeed CCMP application. Four general processors and twelve ...
详细信息
To enhance security in WLAN, CCMP is introduced in IEEE 802.1 1i. This paper presents a heterogeneous multi-core architecture based on NoC to support highspeed CCMP application. Four general processors and twelve security ASIPs are *** a 4×4 mesh NoC. A modified PTLU is implemented in each ASIP to accelerate AES operations. Task parallelism in CCMP is exploited to obtain high throughput. Synthesized in SMIC 0.13 μm CMOS technology, the proposed system measures a hardware cost of 3.08M gates. Experiment results show that the system achieves a throughput of 787Mbps at 84MHz.
暂无评论