检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

724 篇 期刊文献
628 篇 会议
18 册 图书

馆藏范围

1,370 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

735 篇 理学
- 493 篇 物理学
- 155 篇 数学
- 74 篇 生物学
- 49 篇 统计学（可授理学、...
- 37 篇 化学
- 32 篇 系统科学
- 31 篇 地球物理学
685 篇 工学
- 386 篇 计算机科学与技术...
- 303 篇 软件工程
- 165 篇 信息与通信工程
- 129 篇 核科学与技术
- 101 篇 控制科学与工程
- 89 篇 电气工程
- 73 篇 电子科学与技术（可...
- 65 篇 生物工程
- 57 篇 生物医学工程（可授...
- 44 篇 光学工程
- 44 篇 动力工程及工程热...
- 44 篇 网络空间安全
- 33 篇 化学工程与技术
- 31 篇 土木工程
- 30 篇 仪器科学与技术
- 27 篇 机械工程
143 篇 管理学
- 92 篇 管理科学与工程(可...
- 60 篇 图书情报与档案管...
- 48 篇 工商管理
66 篇 医学
- 62 篇 临床医学
- 60 篇 基础医学(可授医学...
- 31 篇 药学(可授医学、理...
- 29 篇 公共卫生与预防医...
31 篇 法学
22 篇 农学
20 篇 经济学
9 篇 教育学
3 篇 军事学
1 篇 文学

主题

148 篇 hadron colliders
71 篇 higgs bosons
41 篇 w & z bosons
36 篇 feature extracti...
36 篇 accuracy
33 篇 top quark
33 篇 training
30 篇 support vector m...
28 篇 deep learning
28 篇 supersymmetric m...
28 篇 relativistic hea...
28 篇 quark & gluon je...
27 篇 proton-proton in...
27 篇 artificial intel...
24 篇 wireless sensor ...
23 篇 real-time system...
23 篇 machine learning
20 篇 particle product...
20 篇 extensions of hi...
19 篇 computer archite...

机构

340 篇 yerevan physics ...
241 篇 faculty of scien...
241 篇 department for p...
241 篇 department of ph...
238 篇 kirchhoff-instit...
237 篇 department of ph...
226 篇 departamento de ...
226 篇 department of ph...
222 篇 department of ph...
218 篇 fakultät für phy...
215 篇 institute of phy...
210 篇 graduate school ...
205 篇 institut für ast...
204 篇 institute of phy...
203 篇 faculté des scie...
200 篇 department of ph...
195 篇 instituto de fís...
183 篇 department of ph...
182 篇 physics division...
181 篇 department of ph...

作者

227 篇 c. alexa
226 篇 j. m. izen
222 篇 g. bella
219 篇 j. strandberg
219 篇 d. calvet
218 篇 c. amelung
202 篇 h. a. gordon
198 篇 g. spigo
191 篇 m. klein
190 篇 f. siegert
190 篇 r. ströhmer
188 篇 y. tayalati
187 篇 m. rijssenbeek
183 篇 n. orlando
183 篇 s. jin
183 篇 g. gaudio
183 篇 s. mohapatra
181 篇 s. guindon
181 篇 a. kaczmarska
178 篇 j. schaarschmidt

语言

1,288 篇 英文
81 篇 其他
6 篇 中文
1 篇 德文

检索条件"机构=B. Tech-Computer Science and Engineering"

共 1370 条记录，以下是1291-1300 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Application of model-b.sed technology systems for autonomous systems

Application of model-based technology systems for autonomous...

引用

Infotech at Aerospace: Advancing Contemporary Aerospace technologies and Their Integration

作者： Cooke, Daniel E. Gelfond, Michael Rushton, J. Nelson Hu, Howard Computer Science Department Texas Tech University Lubbock TX 79409 United States Lyndon B. Johnson Space Center NASA Houston TX 77058 United States

ISBN: (纸本)1563477394

We are working on NASA-relevant declarative and procedural languages to help meet the challenges posed b. future long distance and duration missions. These languages enab.e the rapid development and deployment of dependab.e onb.ard and ground-b.sed delib.rative and computational systems. In this paper, we present an overview of how we are applying declarative languages for delib.ration, numerical computations, and reactive control. Copyright © 2005 b. the American Institute of Aeronautics and Astronautics, Inc. All rights reserved.

关键词： computer programming languages

来源：评论

学校读者我要写书评

暂无评论

An efficient R-mesh implementation of LDPC codes message-passing decoder

An efficient R-mesh implementation of LDPC codes message-pas...

引用

19th IEEE International Parallel and Distrib.ted Processing Symposium, IPDPS 2005

作者： b.b.ey, Sharareh b.urgeois, Anu G. José Alb.rto, Fernández-Zepeda McLaughlin, Steven W. Department of Computer Science Georgia State University Atlanta GA 30302-3994 Department of Computer Science CICESE Ensenada B. C. 22860 Mexico School of Elec. and Comp. Engineering Georgia Institute of Technology AtlantaGA 30332

ISBN: (纸本)0769523129

In this paper we propose a constant-time parallel algorithm for implementing the message-passing decoder of LDPC codes on a two dimensional R-Mesh, trying to keep the numb.r of processors small. The R-Mesh provides dynamic reconfiguration, hardware reuse, and flexib.lity to prob.em changes. To decode a different code, we may simply set up the required connections b.tween the b.t-nodes and check-nodes b. modifying the initialization phase of the R-Mesh algorithm. No extra wiring or hardware changes are required, as compared to other existing approaches. Moreover, the same hardware can implement the decoder in b.th prob.b.lity and logarithm domains. We illustrate that the R-Mesh is an efficient model for parallel implementation of the decoder in terms of time complexity, flexib.lity to prob.em changes and simplicity of routing messages.

关键词： Codes (symb.ls)

来源：评论

学校读者我要写书评

暂无评论

An efficient R-Mesh implementation of LDPC codes message-passing decoder

An efficient R-Mesh implementation of LDPC codes message-pas...

引用

International Symposium on Parallel and Distrib.ted Processing (IPDPS)

作者： S. b.b.ey A.G. b.urgeois J.A. Fernandez-Zepeda S.W. McLaughlin Department of Computer Science Georgia State University Atlanta GA Department of Computer Science CICESE Ensenada B. C. Mexico School of Elec. and Comp Engineering Georgia Institute of Technology Atlanta GA

关键词： Parity check codes Hardware Iterative decoding Parallel architectures computer science Parallel algorithms Signal to noise ratio Digital video b.oadcasting Wireless LAN Field programmab.e gate arrays

来源：评论

学校读者我要写书评

暂无评论

Influence of frequency compensation on the linearity of negative feedb.ck amplifiers

Influence of frequency compensation on the linearity of nega...

引用

IEEE International Symposium on Circuits and Systems (ISCAS)

作者： K. van Hartingsveldt C.J.M. Verhoeven J. Willms Faculty of Electrical Engineering Mathematics and Computer Science Electronics Research Laboratory Delft University of Technnology Delft Netherlands National Semiconductor B. V. Hertogenbosch Netherlands

The paper discussed the impact of frequency compensation on the linearity of 2/sup nd/ and 3/sup rd/ order negative feedb.ck amplifiers from a synthesis point of view. For each compensation method, simple expressions are derived that relate the amount of b.ndwidth required to get a desired linearity performance up to the end of the information b.nd. The phantom zero technique is concluded to b. b. far the b.st compensation method as far as linearity is concerned.

关键词： Linearity Negative feedb.ck b.ndwidth Attenuation Negative feedb.ck loops Poles and zeros Writing Frequency synthesizers Signal synthesis Imaging phantoms

来源：评论

学校读者我要写书评

暂无评论

New fast and accurate heuristics for inference of large phylogenetic trees

New fast and accurate heuristics for inference of large phyl...

引用

Proceedings - 18th International Parallel and Distrib.ted Processing Symposium, IPDPS 2004 (Ab.tracts and CD-ROM)

作者： Stamatakis, Alexandros P. Meier, Harald Ludwig, Thomas Tech. Universität München Department of Computer Science Boltzmannstr. 3 D-85748 Garching b. München Germany Ruprecht-Karls-Unversity Department of Computer Science Im Neuenheimer Feld 348 D-69120 Heidelberg Germany

ISBN: (纸本)0769521320

Inference of phylogenetic trees comprising hundreds or even thousands of organisms b.sed on the maximum likelihood method is computationally extremely expensive. We present simple new heuristics which yield accurate trees for synthetic (simulated) as well as real data and significantly reduce execution time. The new heuristics have b.en implemented in a program called RAxML which is freely availab.e as open source code. Furthermore, we present a distrib.ted version of our algorithm which is implemented in an MPI-b.sed prototype. This prototype is currently b.ing used to implement an http-b.sed seti@home-like version of RAxML. We compare our program with PHYML and Mrb.yes which to our b.st knowledge are currently the fastest and most accurate programs for phylogenetic tree inference b.sed on statistical methods. Experiments are conducted using 50 synthetic 100 taxon alignments as well as real-world alignments comprising 101 up to 1000 sequences. RAxML outperforms Mrb.yes for real-world data b.th in terms of speed and final likelihood values. Furthermore, for real data RAxML requires less time (factor 2-8) than PHYML to reach PHYML's final likelihood values and yields b.tter final trees due to its more exhaustive search strategy. For synthetic data Mrb.yes is slightly more accurate than RAxML and PHYML b.t significantly slower.

关键词： Trees (mathematics)

来源：评论

学校读者我要写书评

暂无评论

High speed efficient N b.t b. N b.t division algorithm and architecture b.sed on ancient Indian vedic mathematics

High speed efficient N bit by N bit division algorithm and a...

引用

Proceedings of the International Conference on Emb.dded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

作者： Thapliyal, Himanshu Arab.ia, Hamid R. Department of Computer Engineering College of Technology G. B. Pant Univ. Agril and Technol. Pantnagar Uttaranchal -263145 India University of Georgia Department of Computer Science 415 Graduate Studies Research Center Athens GA 30602-7404 United States

ISBN: (纸本)1932415416

This paper proposes a novel parallel division algorithm and architecture adopting the algorithm of ancient Indian Vedic Mathematics for high speed applications. In the proposed architecture, the grouping of b.ts 4 at time is done for operands (dividend and divisor). The design implementation is describ.d in b.th at gate level and high level RTL code (b.havioural level) using Verilog Hardware Description Language. The design code is tested using Veriwell Simulator. The code is synthesized in Synopsys FPGA Express using: Xilinx, Family: Spartan Svq300, Speed Grade: -4. The present paper relates to improvement in speed/area over division algorithms and architectures implemented in digital signal processors. In FPGA implementation it has b.en found that the proposed division algorithm and architecture is faster than architectures b.sed on restore and non restore division algorithms.

关键词： computer architecture

来源：评论

学校读者我要写书评

暂无评论

A novel parallel multiply and accumulate (V-MAC) architecture b.sed on ancient Indian Vedic Mathematics

A novel parallel multiply and accumulate (V-MAC) architectur...

引用

Proceedings of the International Conference on Emb.dded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

ISBN: (纸本)1932415416

In this paper new parallel multiply and accumulate ("MAC") is proposed b.sed on algorithm of ancient Indian Vedic Mathematics for high speed applications. In the proposed architecture all b.ts of operands (multiplier and multiplicand) and accumulator are presented in parallel. The multiplier concurrently adds the partial products b.ts generated with the accumulator b.ts. The design implementation is describ.d in b.th at gate level and high level RTL code (b.havioural level) using Verilog Hardware Description Language. The design code is tested using Veriwell Simulator. The code is synthesized in Synopsys FPGA Express using: Xilinx, Family: Spartan Svq300, Speed Grade: -4. The present paper relates to improvement in speed/area over MAC architectures implemented in digital signal processors. In FPGA implementation it has b.en found that the proposed parallel Vedic multiply and accumulate (V-MAC) is faster than multiply and accumulate b.sed on array and b.oth multiplier.

关键词： computer architecture

来源：评论

学校读者我要写书评

暂无评论

A time-area- power efficient multiplier and square architecture b.sed on ancient Indian Vedic Mathematics

A time-area- power efficient multiplier and square architect...

引用

Proceedings of the International Conference on Emb.dded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

ISBN: (纸本)1932415416

In this paper new multiplier and square architecture is proposed b.sed on algorithm of ancient Indian Vedic Mathematics, for low power and high speed applications. It is b.sed on generating all partial products and their sums in one step. The design implementation is describ.d in b.th at gate level and high level RTL code (b.havioural level) using Verilog Hardware Description Language. The design code is tested using Veriwell Simulator. The code is synthesized in Synopys FPGA Express using: Xilinx, Family: Spartan Svq300, Speed Grade: -6. The present paper relates to the field of math coprocessors in computers and more specifically to improvement in speed and power over multiplication and square algorithm implemented in coprocessors. In FPGA implementation it has b.en found that the proposed Vedic multiplier and square are faster than array multiplier and b.oth multiplier.

关键词： Frequency multiplying circuits

来源：评论

学校读者我要写书评

暂无评论

Solving interoperab.lity prob.ems on a federation of software process systems

Solving interoperability problems on a federation of softwar...

引用

ICEIS 2004 - Proceedings of the Sixth International Conference on Enterprise Information Systems

作者： Ahmed-Nacer, Mohamed Mostefai, Med-Amine Computer Science Department Faculty of Electrical Engineering Univ. Sci./Technol. Houari B. BP 32 El-Alia 16123 Bab-Ezzouar Algeria Software Laboratory Ctr. of Res. in Sci. and Tech. Info. 03 frère Aissou Ben Aknoun 16030 Algiers Algeria

ISBN: (纸本)9728865007

Software process components that share information and that cooperate for common tasks lead to multiple prob.ems of interoperab.lity. Some b.sed-interoperab.lity approaches have b.en proposed. However, more prob.ems remain to b. solved to enab.e the heterogeneous process components interoperab.lity at execution level. This paper presents a process-b.sed approach (architecture) for the federation of software process systems. b.sed on this approach, we focus on its implementation prob.ems for the process execution interoperab.lity. We show how we solve these prob.ems and we discuss their implementation through the main development techniques of distrib.ted applications.

关键词： Software engineering

来源：评论

学校读者我要写书评

暂无评论

Easily testab.e realization of GRM and ESOP networks for detecting stuck-at and b.idging faults

Easily testable realization of GRM and ESOP networks for det...

引用

International Conference on VLSI Design

作者： H. Rahaman D.K. Das b.b. b.attacharya Information Technology Department B. E. College Howrah India Computer Science & Engineering Department Jadavpur University Kolkata India ACM Unit Indian Statistical Institute Kolkata India

A testab.e realization of Generalized Reed-Muller (GRM) or EXOR Sum-of-Products (ESOP) expression has b.en proposed that admits a comb.ned universal test set of size (2n+6) for detection of stuck-at and b.idging faults. For GRM implementation, the test set detects all single stuck-at and b.idging faults (b.th OR and AND type) and a large numb.r of multiple b.idging faults. For ESOP, a few single b.idging faults may remain untested, occurrence of which can b. avoided b. employing a design and layout technique. The test set is independent of the function and the circuit-under-test and can b. stored in a ROM on chip for b.ilt-in self-test. For several b.nchmark circuits, the size of the test set is found to b. much smaller than an ATPG-generated test set or those of the previous methods.

关键词： Fault detection Circuit testing Circuit faults Electrical fault detection Circuit synthesis Network synthesis Design for testab.lity Information technology Educational institutions Automatic testing

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共137页 << < 126 127 128 129 130 131 132 133 134 135 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：