检索结果-内蒙古大学图书馆

International Conference on computing, Communication & Automation (ICCCA)

作者： Nitika Sharma Kriti Saroha School of IT Center for Development of Advanced Computing Noida India

ISBN: (纸本)9781479988914

The data mining applications such as bioinformatics, risk management, forensics etc., involves very high dimensional dataset. Due to large number of dimensions, a well known problem of “Curse of Dimensionality” occurs. This problem leads to lower accuracy of machine learning classifiers due to involvement of many insignificant and irrelevant dimensions or features in the dataset. There are many methodologies that are being used to find the Critical Dimensions for a dataset that significantly reduces the number of dimensions. These feature reduction and subset selection methods reduce feature set, that eventually results in high classification accuracy and lower computation cost of machine learning algorithms. This paper surveys the schemes that are majorly used for Dimensionality Reduction mainly focusing Bioinformatics, Agricultural, Gene and Protein Expression datasets. A comparative analysis of surveyed methodologies is also done, based on which, best methodology for a certain type of dataset can be chosen.

关键词： Clustering algorithms Accuracy Principal component analysis Classification algorithms Algorithm design and analysis Data mining Machine learning algorithms

来源：评论

学校读者我要写书评

暂无评论

Design and Simulation of FinFET based Temperature Sensor

Design and Simulation of FinFET based Temperature Sensor

引用

2019 International Conference on Cutting-Edge Technologies in Engineering, ICon-CuTE 2019

作者： Verma, Gaurav Negi, Himani Saxena, Abhishek Kumar Center for development of Advanced Computing Academic Consultancy Services Division Mohali India Shri Ramswaroop Memorial University Department of Electronics and Communication Engineering Barabanki India

ISBN: (纸本)9781728100005

In this VLSI era, integrated circuit designing has attained new trends. With the scaling technology the feature size have reached below 40nm in implementation. With such a huge component density over a small die heat dissipation analysis is important. There is a need to develop and monitor temperature for all the components over IC. The paper represents the design and simulation of FinFET based temperature sensor. The sensor is designed in Symica EDA tool using FinFET on 32nm feature and uses 1.2 volts as a supply voltage. This circuit is used for sensing the temperature and it has one PNP transistor and two FinFET and generates the complementary to absolute temperature (CTAT) voltage simulated over temperature range from -20°c to + 120°c. © 2019 IEEE.

关键词： Temperature sensors

来源：评论

学校读者我要写书评

暂无评论

Design Architecture of Glacier Lake Outburst Flood (GLOF) Early Warning System Using Ultrasonic Sensors

Design Architecture of Glacier Lake Outburst Flood (GLOF) Ea...

引用

IEEE Recent Advances in Intelligent Computational Systems (RAICS)

作者： Binay Kumar Anish Sathyan T S Murugesh Prabhu Arun Krishnan K Center for Development of Advanced Computing (C-DAC) India

ISBN: (数字)9781728190525

ISBN: (纸本)9781728190532

The glaciers in the Himalayan region are nature's valuable source of fresh water and these frozen reservoirs release large amounts of ice melt water to many of the major rivers of this region. Rapid accumulation of water in the glacial lakes can lead to a sudden breach of their unstable moraine `dams'. The resultant discharges of huge amounts of water and debris - a Glacial Lake Outburst Flood (GLOF)/Flash Flood - often have catastrophic effects downstream. The Centre for development of advanced computing (C-DAC) has developed ultrasonic sensor based monitoring system, which continuously records the fluctuations in water level as well as the ice thickness which forms over the lake surface. The sensor electronics is in link with Satellite through DRT payload of INSAT-3C. This is first-of-its-kind system in the country and will be a great boon to the nation in the area of disaster forecast and management. Currently, the system is deployed at Shako Chho (4987 m above msl) and Kupup Chho (3982 m above msl) glacial lakes.

关键词： Satellites Lakes Reservoirs Acoustics Rivers Floods Monitoring

来源：评论

学校读者我要写书评

暂无评论

A survey on federated learning:a perspective from multi-party computation

引用

Frontiers of Computer Science 2024年第1期18卷 93-103页

作者： Fengxia LIU Zhiming ZHENG Yexuan SHI Yongxin TONG Yi ZHANG Institute of Artificial Intelligence and Key Laboratory of Mathematics Informatics Behavioral Semantics Beihang UniversityBeijing 100191China State Key Laboratory of Software Development Environment and Advanced Innovation Center for Future Blockchain and Privacy Computing Beihang UniversityBeijing 100191China Pengcheng Laboratory Shenzhen 518055China Zhongguancun Laboratory Beijing 100190China Institute for Mathematical Sciences and Engineering Research Center of Financial Computing and Digital Engineering Renmin University of ChinaBeijing 100872China

Federated learning is a promising learning paradigm that allows collaborative training of models across multiple data owners without sharing their raw *** enhance privacy in federated learning,multi-party computation can be leveraged for secure communication and computation during model *** survey provides a comprehensive review on how to integrate mainstream multi-party computation techniques into diverse federated learning setups for guaranteed privacy,as well as the corresponding optimization techniques to improve model accuracy and training *** also pinpoint future directions to deploy federated learning to a wider range of applications.

关键词： sfederated learning multi-party ycomputation privacy-preserving data mining distributed learning

来源：评论

学校读者我要写书评

暂无评论

High speed multi-lane LVDS inter-FPGA communication link

High speed multi-lane LVDS inter-FPGA communication link

引用

IEEE International Conference on Computational Intelligence and computing Research

作者： Parikshit Godbole Anshul Batth Nandakumar Ramaswamy Hardware Technology Development Group Center for Development of Advanced Computing Pune India

Systems employing multiple FPGAs to handle distributed processing require data communication among FPGAs for unified operation. This paper describes implementation of a multi-lane Low Voltage Differential Signaling (LVDS) interface to form 10 Gbps full duplex communication link interconnecting multiple FPGAs on a board. The design utilizes advanced IO resources available in the latest Virtex and Spartan series of FPGAs from Xilinx. We also developed a Bit Error Rate Tester for evaluating each individual LVDS physical lane operating at 625 Mbps. Challenges involved in the board design, related to implementation of the interface, are also discussed in this paper.

关键词： Clocks Receivers Field programmable gate arrays Transmitters Bit error rate Synchronization Training

来源：评论

学校读者我要写书评

暂无评论

Comparison of face image quality metrics: Electronic and legacy mug shots

Comparison of face image quality metrics: Electronic and leg...

引用

Symposium Series on Computational Intelligence, IEEE SSCI 2011 - 2011 IEEE Workshop on Computational Intelligence in Biometrics and Identity Management, CIBIM 2011

作者： O'Connor, Kevin Hales, Gregory Hight, Jonathon Modi, Shimon Elliott, Stephen Biometric Standards Performance and Assurance Laboratory Purdue University Department of Technology Leadership and Innovation West Lafayette IN United States Center for Development of Advanced Computing Mumbai India

ISBN: (纸本)9781424499007

Automated face recognition offers an effective method for identifying individuals. Face images have been used in a number of different applications, including driver's licenses, passports and identification cards. To provide some form of standardization for photographs in these applications, ISO / IEC JTC 1 SC 37 have developed standardized data interchange formats to promote interoperability. There are many different publically available face databases available to the research community that are used to advance the field of face recognition algorithms, amongst other uses. In this paper, we examine how an existing database that has been used extensively in research (FERET) compares with two operational data sets with respect to some of the metrics outlined in the standard ISO / IEC 19794-5. The goals of this research are to provide the community with a comparison of a baseline data set and to compare this baseline to a photographic data set that has been scanned in from mug-shot photographs, as well as a data set of digitally captured photographs. It is hoped that this information will provide Face Recognition System (FRS) developers some guidance on the characteristics of operationally collected data sets versus a controlled-collection database. © 2011 IEEE.

关键词： Database systems

来源：评论

学校读者我要写书评

暂无评论

Design and synthesis of Wishbone bus Dataflow interface architecture for SoC integration

Design and synthesis of Wishbone bus Dataflow interface arch...

引用

IEEE India Conference (INDICON)

作者： Mohandeep Sharma Dilip Kumar Department of VLSI Design Center for Development of Advanced Computing Mohali India ACS Division Centre for Development of Advanced Computing Mohali India

ISBN: (纸本)9781467322706

The field of Electronics and Communication Applications, especially the VLSI design, has witnessed tremendous changes on account of research and development in SoC (System-on-Chip) technology during the last four decades. The introduction and advancement of multimillion-gate chips technology with new levels of integration has been mainly responsible for these revolutionary changes. It is predicted that by the end of 2015 System-on-Chips (SoCs), using 25-nm will grow to 17 billion transistors running at 30GHz. In the modern scenario of IP reuse, the compatibility of the IP cores has become a challenging task as the cores available for reuse and designed earlier, are usually designed with different criteria, and may be having inconsistency between their input/output port specifications. This paper endeavors to address the above problems and challenges in the SoC bus architecture with special reference to Wishbone bus architecture especially Wishbone bus interface. A SoC which utilizes ALU master cores and memory slave cores using Wishbone Dataflow bus interconnection scheme has been designed for this purpose. The final implementations have been done in XILINX FPGA platform. The synthesis of the system is done using Xilinx 12.3 ISE and simulation results archived by using ISim Simulator. The results prove that with Dataflow interface architecture a low cost, portable and Time to market SoC having features like Less Area and High Speed can be designed successfully.

关键词： System-on-a-chip Integrated circuit interconnections IP networks Field programmable gate arrays Clocks Registers Decoding

来源：评论

学校读者我要写书评

暂无评论

Implementation of Efficient Image Processing Algorithm on FPGA

Implementation of Efficient Image Processing Algorithm on FP...

引用

International Conference on Machine Intelligence and Research Advancement (ICMIRA)

作者： Rogin Khosla Balwinder Singh ACS Division Center for Development of Advanced Computing Mohali India

FPGA is most popular for accelerating image processing due to its flexibility and parallelism. An efficient image processing algorithm (C3 - Algorithm) is proposed in this paper. The proposed algorithm detects objects accurately from a reference image irrespective of background while at the same time eliminating the background. The main objective of proposed system is to track objects accurately irrespective of background. The system uses Xilinx's Virtex-5 FPGA, a VMOD TFT board, and a C3088 camera module having CMOS image sensor which eliminates the use of frame grabber. The proposed Algorithm has been compared with Histogram and Correlation Algorithm in MATLAB and better results are obtained in terms of pixels matching and time of execution.

关键词： Field programmable gate arrays Cameras Algorithm design and analysis Thin film transistors Image color analysis Machine vision

来源：评论

学校读者我要写书评

暂无评论

Insights into the nucleation,grain growth and phase transformation behaviours of sputtered metastableβ-W films

引用

Journal of Materials Science & Technology 2021年第31期90卷 66-75页

作者： Shuqun Chen Jinshu Wang Ronghai Wu Zheng Wang Yangzhong Li Yiwen Lu Wenyuan Zhou Peng Hua Hongyi Lia Key Laboratory of Advanced Functional Materials Education Ministry of ChinaFaculty of Materials and ManufacturingBeijing University of TechnologyBeijing 100124China School of Mechanics Civil Engineering and ArchitectureNorthwestern Polytechnical UniversityXi’an 710129China High Performance Computing Department National Supercomputing Center in ShenzhenShenzhen 518055China China Ship Development and Design Center Wuhan 430074China

Metastable phase in tungsten film is of great interests in recent years due to its giant spin Hall effects,however,little information has been known on its nucleation,growth and phase *** this paper,a 900 nm-thick tungsten film with double-layer structure(α-W underlayer andβ-W above it)was produced on SiO_(2)/Si substrate by high vacuum magnetron sputtering at room *** structural properties ofβ-W were systemically investigated by X-ray diffraction,transmission electron microscopy,thermodynamic calculation,first-principle and phase-field *** is found that theβ-W nucleation is energetically favoured on the SiO_(2)surface compared to theα-W *** the film thickening proceeds,β-W[211]turns to be preferred direction of growth owing to the elastic strain energy minimization,which is verified by phase-field ***,theβ→αphase transformation takes place near the film-substrate interface while the rest of the film keeps theβ-W phase,leading to a doublelayer *** localized phase transition is induced by lower Gibbs free energy ofα-W phase at larger grain sizes,which can be confirmed by thermodynamic *** in-situ heating TEM analysis of the as-deposited film reveals that theβ→αphase transformation is fulfilled byα/βinterface propagation rather than local atomic *** findings offer valuable insights into the intrinsic properties of metastable phase in tungsten.

关键词： Metastable phases Tungsten Nucleation and growth Phase field modelling Phase transformation

来源：评论

学校读者我要写书评

暂无评论

A standalone utility-‘e-Aushadhi desktop’

A standalone utility-‘e-Aushadhi desktop’

引用

IEEE International Advance computing Conference, IACC

作者： Himani Goel Praveen Kumar Srivastava Ajay Kr. Gupta Center for Development of Advanced Computing(C-DAC) Noida India

This paper focus on the importance of Desktop Applications, to be known as standalone utilities, a well known application of which a new version has been developed using JavaFx. The paper, in sequence, will discuss about the need for desktop application in e-Aushadhi, use of XML files as database storage as well as for import/export of information. The paper will also discuss about JavaFx and its ability to create transaction and various other screens without using and web controls. The main aim is to let users identify the importance of desktop applications and the comparison between web and desktop applications.

关键词： XML Internet Databases Software Information services Electronic publishing Servers

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：