检索结果-内蒙古大学图书馆

International Conference on Broadband Networks (BroadNets)

作者： H. Ristau D. Versick D. Tavangarian Chair of Computer Architecture Department of Computer Science University of Rostock Rostock Germany

Currently, there is no distributed data management system for computational grids that provides transparent data distribution and replication. This paper introduces three methods to enhance an algorithm for data distribution and replication from the field of peer-to-peer computing named "content-addressable network". They enable this algorithm to being a basis for a fully transparent distributed data management system for grids. The first enhancement provides multiple dataset queries which allow the user to search for all datasets matching a given combination of key and mask. Another optimization reduces existing query latencies by introducing a system of specifically selected short cuts. The third enhancement enables the algorithm to keep the amount of data stored on a certain node more equally balanced and as a result optimizes the algorithms stability while working with high data fill-levels

关键词： Data storage systems Peer to peer computing Distributed computing Grid computing Delay File systems Application software computer networks File servers Network servers

来源：评论

学校读者我要写书评

暂无评论

Security architecture for service-based mobile environments

Security architecture for service-based mobile environments

引用

IEEE Annual Conference on Pervasive Computing and Communications Workshops (PerCom)

作者： H. Kopp U. Lucke D. Tavangarian Institute of Computer Science Chair for Computer Architecture University of Rostock Rostock Germany

The paper describes an approach for the integration of transparent security mechanisms into de-centralized mobile application scenarios. This becomes necessary as the communication among various devices migrates to wireless technologies at a progressive rate, finally leading to pervasive computing scenarios. Our result is a modular and heterogeneous architecture based on a high-capacity middleware. In this regard, the Web services technology is a guarantor for modularity as well as flexibility. It allows the integration of special tasks applying high security and mobility on different layers. This paper describes basic technologies used in such a system as well as selected aspects of a realized prototype.

关键词： Pervasive computing Middleware Application software computer architecture Mobile computing Mobile communication Handheld computers Communication system security Prototypes Network servers

来源：评论

学校读者我要写书评

暂无评论

High Performance Stencil Code Algorithms for GPGPUs

引用

Procedia computer science 2011年 4卷 2027-2036页

作者： Andreas Schäfer Dietmar Fey Chair for Computer Science 3–Computer Architecture Friedrich-Alexander-Universität Erlangen-Nürnberg Erlangen Germany

In this paper we investigate how stencil computations can be implemented on state-of-the-art general purpose graphics processing units (GPGPUs). Stencil codes can be found at the core of many numerical solvers and physical simulation codes and are therefore of particular interest to scientific computing research. GPGPUs have gained a lot of attention recently because of their superior floating point performance and memory bandwidth. Nevertheless, especially memory bound stencil codes have proven to be challenging for GPGPUs, yielding lower than to be expected speedups. We chose the Jacobi method as a standard benchmark to evaluate a set of algorithms on NVIDIA's latest Fermi chipset. One of our fastest algorithms is a parallel wavefront update. It exploits the enlarged on-chip shared memory to perform two time step updates per sweep. To the best of our knowledge, it represents the first successful applicationof temporal blocking for 3D stencils on GPGPUs and thereby exceeds previous results by a considerable margin. It is also the first paper to study stencil codes on Fermi.

关键词： Stencil codes GPU High performance computing Temporal blocking Jacobi solver CUDA

来源：评论

学校读者我要写书评

暂无评论

Towards real-time and memory efficient predictions of valve states in diesel engines

Towards real-time and memory efficient predictions of valve ...

引用

IEEE Workshop on Computational Intelligence in Vehicles and Vehicular Systems, CIVVS

作者： Philippe Komma Andreas Zell Chair of Computer Architecture Computer Science Department University of Tübingen Tubingen Germany

To reduce production costs of current engines, car manufacturers strive to replace built-in sensors by software solutions. However, the limitations of current micro controllers require time and memory efficient algorithms. In this paper, we propose a real-time framework for the detection of engine valve states based on wavelet analysis of in-cylinder pressure curves. Extracted wavelet features are then filtered out using mutual information such that only the most relevant wavelet coefficients become the input of the chosen support vector regressor. A further speedup is achieved by an approximation of the support vector solution which comprises less support vectors. We show that the combination of relevant feature selection and the regressor model simplification results in a significant decrease of the recall phase complexity while retaining good generalization performance.

关键词： Valves Diesel engines Production Costs Manufacturing Embedded software Wavelet analysis Data mining Feature extraction Information filtering

来源：评论

学校读者我要写书评

暂无评论

Utilizing PYNQ for Accelerating Image Processing Functions in ADAS Applications

Utilizing PYNQ for Accelerating Image Processing Functions i...

引用

ARCS Workshop 2019;32nd International Conference on architecture of Computing Systems

作者： Konrad Haeublein Wolfgang Brueckner Steffen Vaas Sebastian Rachuj Marc Reichenbach Dietmar Fey Department of Computer Science Chair of Computer Architecture Friedrich-Alexander-University Erlangen-Nuremberg

ISBN: (纸本)9783800749577

As reconfigurable platforms become more and more complex through heterogeneous architectures, exploiting the gained computational speedup efficiently remains a difficult task. Such FPGA based platforms like the Xilinx Zynq require detailed knowledge in FPGA design as well as embedded programming and platform configuration which makes it hard to exploit it for embedded applications where usually no reconfigurable hardware was used, e.g. optical ADAS applications. Through the development of the PYNQ system handling the entire platform by a Python interface becomes possible. The framework comes with a wide support of OpenCV functions for ARM-based processing. However, the main PYNQ project does not offer hardware support for these functions. In this paper, we describe the design an easy to use hardware library for applying complex image processing applications on PYNQ. Our library has been published as open-source repository. It supports various common image functions including Gaussian blur, Sobel or Median filter and even the Canny edge detection. Using the library does not require any hardware knowledge. Supported hardware functions are automatically detected and outsourced on the *** the provided HLS interface our library can be extended by adding further components. Our results show that the library can be used for accelerating typical ADAS tasks like lane detection in order to achieve real time performance.

关键词： PYNQ Image processing Heterogeneous computing MPSoC Lane detection ADAS Hardware accelerators advanced driver assistance systems (ADAS) hardware accelerator Libraries Image processing multiprocessor system on chip Field programmable gate arrays image function Function Platform computer hardware median filters

来源：评论

学校读者我要写书评

暂无评论

Reliably locking system V shared memory for user level communication in Linux

Reliably locking system V shared memory for user level commu...

引用

Annual IEEE Symposium on Foundations of computer science

作者： F. Seifert W. Rehm Department of Computer Science Chair of Computer Architecture Chemnitz University of Technology Chemnitz Germany

来源：评论

学校读者我要写书评

暂无评论

Latency Measurements for an Emulation Platform on Autonomous Driving Platform NVIDIA Drive PX2

Latency Measurements for an Emulation Platform on Autonomous...

引用

ARCS Workshop 2018;31th International Conference on architecture of Computing Systems

作者： Christian Widerspick Wolfgang Bauer Dietmar Fey Department of Computer Science Chair of Computer Architecture Friedrich-Alexander-University Erlangen-Nuremberg

The use of GPUs in the automotive sector is a possibility to provide a lot of computing power for complex algorithms required for autonomous driving. In order to be able to make statements about the real-time capability of algorithms, it is necessary to be able to make precise statements about the runtime behavior. This work deals with the execution time of instructions on the NVIDIA Drive PX2 evaluation platform designed for an automotive environment. It is to be shown what influence block and warp variables have on execution times and whether these values can be used to estimate the total runtime of algorithms. This provides a deeper insight into the functionality of the modern Pascal architecture.

关键词： execution time PANX2 gene real-time capability algorithms driving platform Statement computational power Automobile driving instruction simulating DRIVES Platform Runtime

来源：评论

学校读者我要写书评

暂无评论

A Methodology to Estimate the Energy Consumption and Processing Time for Image Processing Algorithms in Advanced Driver Assistance Systems

A Methodology to Estimate the Energy Consumption and Process...

引用

ARCS 2017;30th International Conference on architecture of Computing Systems

作者： Christian Hartmann Christian Widerspick Dietmar Fey Department of Computer Science Chair of Computer Architecture Friedrich-Alexander-University Erlangen-Nurnberg (FAU)

Recent trends in the automotive sector led to the use of more computing architectures inside the car. The reason for this increase is the usage of new advanced driver assistance systems (ADAS) in order to avoid human made accidents. Headed by Tesla, BMW and Mercedes all vast automobile manufacturer attempt to integrate ADAS systems inside their cars. With increasing system complexity and increasing costs a methodology to determine the functional properties and also to predict the non-functional properties is necessary in the early project stages. In contrast to systems with standard PC solutions, image processing advanced driver assistance systems are part of the embedded field. These systems have strict constraints such as processing time and energy consumption. Nowadays, simulation environments are used to consider the non-functional properties in the early stages of the design phase. These simulators are often inaccurate and have long simulation time for complex systems. In our work we introduce a novel methodology, based on the reuse distance theory to estimate non-functional properties for image processing algorithms in advanced driver assistance systems.

关键词： advanced driver assistance systems (ADAS) image processing algorithm processing time energy consumption Driver Assistance Systems functional characteristics Cars design phases

来源：评论

学校读者我要写书评

暂无评论

Reducing Energy Consumption by Load Aggregation with an Optimized Dynamic Live Migration of Virtual Machines

Reducing Energy Consumption by Load Aggregation with an Opti...

引用

International Conference on P2P, Parallel, Grid, Cloud and Internet Computing (3PGCIC)

作者： Daniel Versick Djamshid Tavangarian Faculty of Electrical Engineering and Computer Science Chair of Computer Architecture University of Rostock Rostock Germany

Energy consumption of data centers has been in-creasing continuously during the last years due to rising demands of computational power especially in current Grid- and Cloud-Computing systems. One promising approach of reducing this energy consumption is the consolidation of servers by virtualization. Many low loaded computer systems are virtualized and run on few physical servers for reducing the number of energy-consuming computers. At present this consolidation is usually done statically, thus, the administrator of a data center manually migrates many virtual machines with low load onto one physical server which may lead to overloading when the workload is rising unexpectedly. Dynamic server migration that adapts the number of running physical machines to the current workload overcomes these problems. Physical machines can be highly loaded and in case of further rising load virtual machines are migrated to other physical server systems that have been switched on. Such dynamic load aggregation approaches are rarely used and typically only consider few criteria for migration. This paper presents a classification of migration criteria for live migration of virtual machines in load aggregation environments and proposes an algorithm for combining many different kinds of migration criteria to a clustering-based metric. Thus, the novel load aggregation algorithm optimizes energy consumption as well as other migration criteria like runtime performance of applications.

关键词： Virtual machining Servers Software Clustering algorithms Hardware Energy consumption Partitioning algorithms

来源：评论

学校读者我要写书评

暂无评论

Akers's wavefront planner — One of the fastest stencil-based path planners on FPGAs

Akers's wavefront planner — One of the fastest stencil-base...

引用

International Conference on Reconfigurable Computing and FPGAs (ReConFig)

作者： Michael Schmidt Dietmar Fey Department Computer Science Chair of Computer Architecture Friedrich-Alexander-Universitat Erlangen-Nuremberg Germany

The efficient and fast processing of path planning algorithms based on stencil codes is a great challenge. On the one hand, these iterative approaches are advantageous because of their regular processing pattern and the characteristic to avoid problems of other path planning methods, like local minima in potential field algorithms. On the other hand, they are computational- and data-intensive because of their high number of required iterations. By comparing several algorithms based on stencil codes, we found one of the fastest and most efficient path planners for realization on FPGAs, Akers's wavefront planner. A processing of 33 maps per second with a resolution of 1024×1024 is possible on a midsize Virtex-5 FPGA achieved through a column-based processing scheme combined with an efficient internal data storage.

关键词： computer architecture Microprocessors Field programmable gate arrays Path planning Clocks Registers Robots

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：