检索结果-内蒙古大学图书馆

LCCG: A Locality-Centric Hardware Accelerator for High Throughput of Concurrent Graph Processing

学校读者我要写书评

暂无评论

LCCG: A Locality-Centric Hardware Accelerator for High Throu...

Supercomputing Conference

作者： Jin Zhao Yu Zhang Xiaofei Liao Liaang He Binzsheng He Haikun Liu Hai Jin Huazhong University of Science and Technology China National Engineering Research Center for Big Data Technology and System Services Computing Technology and System Lab Cluster and Grid Computing Lab School of Computer Science and Technology Huazhong University of Science and Technology Wuhan China University of Warwick United Kingdom National University of Singapore Singapore

ISBN: (数字)9781450384421

ISBN: (纸本)9781665483902

In modern data centers, massive concurrent graph processing jobs are being processed on large graphs. However, existing hardware/-software solutions suffer from irregular graph traversal and intense resource contention. In this paper, we propose LCCG, a Locality-entric programmable accelerator that augments the many-core processor for achieving higher throughput of Concurrent Graph processing jobs. Specifically, we develop a novel topology-aware execution approach into the accelerator design to regularize the graph traversals for multiple jobs on-the-fly according to the graph topology, which is able to fully consolidate the graph data accesses from concurrent jobs. By reusing the same graph data among more jobs and coalescing the accesses of the vertices' states for these jobs, LCCG can improve the core utilization. We conduct extensive experiments on a simulated 64-core processor. The results show that LCCG improves the throughput of the cutting-edge software system by 11.3~23.9 times with only 0.5% additional area cost. More-over, LCCG gains the speedups of 4.7~10.3, 5.5~13.2, and 3.8~8.4 times over state-of-the-art hardware graph processing accelerators (namely, HATS, Minnow, and PHI, respectively).

关键词： Data centers Costs High performance computing Throughput Software systems Topology Hardware acceleration

BadHash: Invisible Backdoor Attacks against Deep Hashing with Clean label

学校读者我要写书评

暂无评论

arXiv 2022年

作者： Hu, Shengshan Zhou, Ziqi Zhang, Yechao Zhang, Leo Yu Zheng, Yifeng He, Yuanyuan Jin, Hai School of Cyber Science and Engineering Huazhong University of Science and Technology Wuhan China School of Information Technology Deakin University VIC3216 Australia School of Computer Science and Technology Harbin Institute of Technology Shenzhen China School of Computer Science and Technology Huazhong University of Science and Technology Wuhan China National Engineering Research Center for Big Data Technology and System Services Computing Technology and System Lab Hubei Engineering Research Center on Big Data Security HUST Wuhan430074 China Cluster and Grid Computing Lab HUST Wuhan430074 China

Due to its powerful feature learning capability and high efficiency, deep hashing has achieved great success in large-scale image retrieval. Meanwhile, extensive works have demonstrated that deep neural networks (DNNs) are susceptible to adversarial examples, and exploring adversarial attack against deep hashing has attracted many research efforts. Nevertheless, backdoor attack, another famous threat to DNNs, has not been studied for deep hashing yet. Although various backdoor attacks have been proposed in the field of image classification, existing approaches failed to realize a truly imperceptive backdoor attack that enjoys invisible triggers and clean label setting simultaneously, and they also cannot meet the intrinsic demand of image retrieval backdoor. In this paper, we propose BadHash, the first generative-based imperceptible backdoor attack against deep hashing, which can effectively generate invisible and input-specific poisoned images with clean label. Specifically, we first propose a new conditional generative adversarial network (cGAN) pipeline to effectively generate poisoned samples. For any given benign image, it seeks to generate a natural-looking poisoned counterpart with a unique invisible trigger. In order to improve the attack effectiveness, we introduce a label-based contrastive learning network labCLN to exploit the semantic characteristics of different labels, which are subsequently used for confusing and misleading the target model to learn the embedded trigger. We finally explore the mechanism of backdoor attacks on image retrieval in the hash space. Extensive experiments on multiple benchmark datasets verify that BadHash can generate imperceptible poisoned samples with strong attack ability and transferability over state-of-the-art deep hashing schemes. © 2022, CC BY.

关键词： Deep neural networks

Hardware-Based Address-Centric Acceleration of Key-Value Store

学校读者我要写书评

暂无评论

Hardware-Based Address-Centric Acceleration of Key-Value Sto...

IEEE Symposium on High-Performance Computer Architecture

作者： Chencheng Ye Yuanchao Xu Xipeng Shen Xiaofei Liao Hai Jin Yan Solihin National Engineering Research Center for Big Data Technology and System/Services Computing Technology and System Lab/Cluster and Grid Computing Lab School of Computer Science and Technology Huazhong University of Science and Technology Wuhan China North Carolina State University Raleigh North Carolina USA Computer Science University of Central Florida Florida USA

Efficiently retrieving data is essential for key-value store applications. A major part of the retrieving time is on data addressing, that is, finding the location of the value in memory that corresponds to a key. This paper introduces an address-centric approach to speed up the addressing by creating a shortcut for the translation of a key to the physical address of the value. The new technique is materialized with a novel in-memory table, STLT, a virtual-physical address buffer, and two new instructions. It creates a fast path for data addressing and meanwhile opens up opportunities for the use of simpler and faster hash tables to strike a better tradeoff between hashing conflicts and hashing overhead. Together, the new technique brings up to 1.4× speedups on key-value store application Redis and up to 13× speedups on some widely used indexing data structures, consistently outperforming prior solutions significantly.

关键词： Production Data structures Acceleration Indexing

Optimizing non-coalesced memory access for irregular applications with GPU computing

学校读者我要写书评

暂无评论

Frontiers of Information technology & Electronic Engineering 2020年第9期21卷 1285-1301页

作者： Ran ZHENG Yuan-dong LIU Hai JIN National Engineering Research Center for Big Data Technology and System Huazhong University of Science and TechnologyWuhan 430074China Services Computing Technology and System Lab Huazhong University of Science and TechnologyWuhan 430074China Cluster and Grid Computing Lab Huazhong University of Science and TechnologyWuhan 430074China School of Computer Science and Technology Huazhong University of Science and TechnologyWuhan 430074China

General purpose graphics processing units(GPGPUs)can be used to improve computing performance considerably for regular ***,irregular memory access exists in many applications,and the benefits of graphics processing units(GPUs)are less substantial for irregular *** recent years,several studies have presented some solutions to remove static irregular memory ***,eliminating dynamic irregular memory access with software remains a serious challenge.A pure software solution without hardware extensions or offline profiling is proposed to eliminate dynamic irregular memory access,especially for indirect memory *** reordering and index redirection are suggested to reduce the number of memory transactions,thereby improving the performance of GPU *** improve the efficiency of data reordering,an operation to reorder data is offloaded to a GPU to reduce overhead and thus transfer *** concurrently executing the compute unified device architecture(CUDA)streams of data reordering and the data processing kernel,the overhead of data reordering can be *** these optimizations,the volume of memory transactions can be reduced by 16.7%-50%compared with CUSPARSE-based benchmarks,and the performance of irregular kernels can be improved by 9.64%-34.9%using an NVIDIA Tesla P4 GPU.

关键词： General purpose graphics processing units Memory coalescing Non-coalesced memory access Data reordering

Continual learning via inter-task synaptic mapping

学校读者我要写书评

暂无评论

arXiv 2021年

作者： Fubing, Mao Weiwei, Weng Pratama, Mahardhika Kien Yee, Edward Yapp National Engineering Research Center for Big Data Technology and System Services Computing Technology and System Lab. Cluster and Grid Computing Lab. School of Computer Science and Technology Huazhong University of Science and Technology Wuhan430074 China School of Computer Science and Engineering Nanyang Technological University Singapore Singapore Singapore Institute of Manufacturing Technology A*Star Singapore Singapore

Learning from streaming tasks leads a model to catastrophically erase unique experiences it absorbs from previous episodes. While regularization techniques such as LWF, SI, EWC have proven themselves as an effective avenue to overcome this issue by constraining important parameters of old tasks from changing when accepting new concepts, these approaches do not exploit common information of each task which can be shared to existing neurons. As a result, they do not scale well to large-scale problems since the parameter importance variables quickly explode. An Inter-Task Synaptic Mapping (ISYANA) is proposed here to underpin knowledge retention for continual learning. ISYANA combines task-to-neuron relationship as well as concept-to-concept relationship such that it prevents a neuron to embrace distinct concepts while merely accepting relevant concept. Numerical study in the benchmark continual learning problems has been carried out followed by comparison against prominent continual learning algorithms. ISYANA exhibits competitive performance compared to state of the arts. Codes of ISYANA is made available in https://***/ContinualAL/ISYANAKBS. © 2021, CC BY-NC-SA.

关键词： Neurons

PointCA: Evaluating the Robustness of 3D Point Cloud Completion Models Against Adversarial Examples

学校读者我要写书评

暂无评论

arXiv 2022年

作者： Hu, Shengshan Zhang, Junwei Liu, Wei Hou, Junhui Li, Minghui Zhang, Leo Yu Jin, Hai Sun, Lichao School of Cyber Science and Engineering Huazhong University of Science and Technology China School of Computer Science and Technology Huazhong University of Science and Technology China School of Software Engineering Huazhong University of Science and Technology China Cluster and Grid Computing Lab China National Engineering Research Center for Big Data Technology and System Hubei Engineering Research Center on Big Data Security China Hubei Key Laboratory of Distributed System Security China Services Computing Technology and System Lab China City University of Hong Kong Hong Kong Deakin University Australia Lehigh University United States

Point cloud completion, as the upstream procedure of 3D recognition and segmentation, has become an essential part of many tasks such as navigation and scene understanding. While various point cloud completion models have demonstrated their powerful capabilities, their robustness against adversarial attacks, which have been proven to be fatally malicious towards deep neural networks, remains unknown. In addition, existing attack approaches towards point cloud classifiers cannot be applied to the completion models due to different output forms and attack purposes. In order to evaluate the robustness of the completion models, we propose PointCA, the first adversarial attack against 3D point cloud completion models. PointCA can generate adversarial point clouds that maintain high similarity with the original ones, while being completed as another object with totally different semantic information. Specifically, we minimize the representation discrepancy between the adversarial example and the target point set to jointly explore the adversarial point clouds in the geometry space and the feature space. Furthermore, to launch a stealthier attack, we innovatively employ the neighbourhood density information to tailor the perturbation constraint, leading to geometry-aware and distribution-adaptive modification for each point. Extensive experiments against different premier point cloud completion networks show that PointCA can cause a performance degradation from 77.9% to 16.7%, with the structure chamfer distance kept below 0.01. We conclude that existing completion models are severely vulnerable to adversarial examples, and state-of-the-art defenses for point cloud classification will be partially invalid when applied to incomplete and uneven point cloud data. Copyright © 2022, The Authors. All rights reserved.

关键词： Deep neural networks

A Survey on Graph Processing Accelerators:Challenges and Opportunities

学校读者我要写书评

暂无评论

Journal of Computer Science & technology 2019年第2期34卷 339-371页

作者： Chuang-Yi Gui Long Zheng Bingsheng He Cheng Liu Xin-Yu Chen Xiao-Fei Liao Hai Jin National Engineering Research Center for Big Data Technology and System School of Computer Science and Technology Huazhong University of Science and Technology Wuhan 430074 China Services Computing Technology and System Laboratory School of Computer Science and Technology Huazhong University of Science and Technology Wuhan 430074 China Cluster and Grid Computing Laboratory School of Computer Science and Technology Huazhong University of Science and Technology Wuhan 430074 China School of Computing National University of Singapore Singapore 117418 Singapore Institute of Computing Technology Chinese Academy of Sciences Beijing 100190 China

Graph is a well known data structure to represent the associated relationships in a variety of applications,e.g.,data science and machine *** a wealth of existing efforts on developing graph processing systems for improving the performance and/or energy efficiency on traditional architectures,dedicated hardware solutions,also referred to as graph processing accelerators,are essential and emerging to provide the benefits significantly beyond what those pure software solutions can *** this paper,we conduct a systematical survey regarding the design and implementation of graph processing ***,we review the relevant techniques in three core components toward a graph processing accelerator:preprocessing,parallel graph computation,and runtime *** also examine the benchmarks and results in existing studies for evaluating a graph processing ***,we find that there is not an absolute winner for all three aspects in graph acceleration due to the diverse characteristics of graph processing and the complexity of hardware *** finally present and discuss several challenges in details,and further explore the opportunities for the future research.

关键词： graph processing accelerator domain-specific architecture performance energy efficiency

学校读者我要写书评

暂无评论

基于污点和概率的逃逸恶意软件多路径探索

Security and Safety 2023年第3期2卷 83-106页

作者：徐钫洲张网羌卫中金海 National Engineering Research Center for Big Data Technology and System Wuhan 430074China Services Computing Technology and System Lab Cluster and Grid Computing LabWuhan 430074China Hubei Key Laboratory of Distributed System Security Hubei Engineering Research Center on Big Data SecurityWuhan 430074China School of Cyber Science and Engineering Huazhong University of Science and TechnologyWuhan 430074China School of Computer Science and Technology Huazhong University of Science and TechnologyWuhan 430074China Jinyinhu Laboratory Wuhan 430040China

Static analysis is often impeded by malware obfuscation techniques,such as encryption and packing,whereas dynamic analysis tends to be more resistant to obfuscation by leveraging concrete execution ***,malware can employ evasive techniques to detect the analysis environment and alter its behavior *** known evasive techniques can be explicitly dismantled,the challenge lies in generically dismantling evasions without full knowledge of their conditions or implementations,such as logic bombs that rely on uncertain conditions,let alone unsupported evasive techniques,which contain evasions without corresponding dismantling strategies and those leveraging unknown *** this paper,we present Antitoxin,a prototype for automatically exploring evasive *** utilizes multi-path exploration guided by taint analysis and probability calculations to effectively dismantle evasive *** probabilities of branch execution are derived from dynamic coverage,while taint analysis helps identify paths associated with evasive techniques that rely on uncertain ***,Antitoxin prioritizes branches with lower execution probabilities and those influenced by taint analysis for multi-path *** is achieved through forced execution,which forcefully sets the outcomes of branches on selected ***,Antitoxin employs active anti-evasion countermeasures to dismantle known evasive techniques,thereby reducing exploration ***,Antitoxin provides valuable insights into sensitive behaviors,facilitating deeper manual *** experiments on a set of highly evasive samples demonstrate that Antitoxin can effectively dismantle evasive techniques in a generic *** probability calculations guide the multi-path exploration of evasions without requiring prior knowledge of their conditions or implementations,enabling the dismantling of unsupported techniques such as C2 and signific

关键词： Malware analysis dynamic binary instrumentation forced execution taint analysis evasion detection

Clairvoyance: Intelligent route planning for electric buses based on urban big data

学校读者我要写书评

暂无评论

arXiv 2021年

作者： Lu, Xiangyong Ota, Kaoru Dong, Mianxiong Yu, Chen Jin, Hai Graduate School of Information Sciences Tohoku University Sendai Japan Serviecs Computing Technology and System Lab Big Data Technology and System Lab Cluster and Grid Computing Lab School of Computer Science and Technology Huazhong University of Science and Technology Wuhan430074 China Department of Information and Electronic Engineering Muroran Institute of Technology Hokkaido Muroran Japan

Nowadays many cities around the world have introduced electric buses to optimize urban traffic and reduce the local carbon emissions. In order to cut the carbon emissions and maximize the utility of electric buses, it is important to choose suitable routes for them. Traditionally, route selection is on the basis of dedicated surveys, which are costly in time and labor. In this paper, we mainly focus attention on planning electric bus routes intelligently, depending on the unique needs of each region throughout the city. We propose Clairvoyance, a route planning system that leverages a deep neural network and a multilayer perceptron to predict the future people’s trips and the future transportation carbon emission in the whole city, respectively. Given the future information of people’s trips and transportation carbon emission, we utilize a greedy mechanism to recommend bus routes for electric buses that will depart in an ideal state. Furthermore, representative features of the two neural networks are extracted from the heterogeneous urban datasets. We evaluate our approach through extensive experiments on the real-world data sources in Zhuhai, China. The results show that our designed neural network-based algorithms are consistently superior to the typical baselines. Additionally, the recommended routes for electric buses are helpful in reducing the peak value of carbon emissions and making full use of electric buses in the city. Copyright © 2021, The Authors. All rights reserved.

关键词： Multilayer neural networks