This paper presents a novel statistical model to estimate the reliability and number of errors of hardware tasks running on partially reconfigurable FPGAs in harsh environments. The proposed model has been validated b...
详细信息
Functional BIST is a promising solution for self-testing complex digital systems at reduced costs in terms of area and performance degradation. The present paper addresses the computation of optimal seeds for an arbit...
详细信息
During the last years, especially due to the computing systems complexity growth, the need for tools which perform automatic design space exploration becomes more and more stringent. This paper presents a new initiate...
详细信息
ISBN:
(纸本)9781424473359
During the last years, especially due to the computing systems complexity growth, the need for tools which perform automatic design space exploration becomes more and more stringent. This paper presents a new initiated project having as the main aim developing a software tool, called FADSE (Framework for Automatic Design Space Exploration), that comes to meet this need. It is intended to provide out-of-the- box algorithms capable of solving single and multiobjective optimization problems. It focuses on automatic design space exploration for multicore and manycore systems. This tool is intended to be ftexible, to provide easy development and portability.
This paper presents a preliminary PhD research towards developing a framework to evaluate and optimize application mapping algorithms for Network-on-Chip architectures. Several such algorithms have been proposed for m...
详细信息
ISBN:
(纸本)9781424473359
This paper presents a preliminary PhD research towards developing a framework to evaluate and optimize application mapping algorithms for Network-on-Chip architectures. Several such algorithms have been proposed for mapping the threads of a parallel application on a NoC architecture. However, the performance of those algorithms is evaluated only on some specific NoC designs. A unified approach for evaluating such algorithms allows a better comparison of their performance and can potentially lead to some optimizations. The proposed framework is intended to be flexible so that the algorithms can be tested on different NoC designs. To this end, a scalable and flexible Network-on-Chip simulator is proposed. Some preliminary results obtained with this simnlator are presented, too. They show the flexibility of this simulator and that it is feasible for addressing the application mapping problem in a unified manner.
In this paper, we survey the design space of a new class of architectures called Grid Processor architectures (GPAs). These architectures are designed to scale with technology, *** clock rates than conventional archit...
详细信息
In this paper, we survey the design space of a new class of architectures called Grid Processor architectures (GPAs). These architectures are designed to scale with technology, *** clock rates than conventional architectures while providing superior instruction-level parallelism on traditional workloads and high performance across a range of application classes. A GPA consists of an array of ALUs, each with limited control, connected by a thin operand network. Programs are executed by mapping blocks of statically scheduled instructions to the ALU array and executing them dynamically in dataflow order. This organization enables the critical paths of instruction blocks to be executed on chains of ALUs without transmitting temporary values back to the register file, avoiding most of the large, unscalable structures that limit the scalability of conventional architectures. Finally, we present simulation results of a preliminary design, the GPA-1. With a half-cycle routing delay, we obtain performance roughly equal to an ideal 8-way, 512-entry window superscalar core. With no inter-ALU delay, perfect memory, and perfect branch prediction, the IPC of the GPA-1 is more than twice that of the ideal superscalar core, achieving an average of 11 IPC across nine SPEC CPU2000 and Mediabench benchmarks.
Most multi-core and some many-core processors implement cache coherency protocols that heavily complicate the design of optimal parallel algorithms. Communication is performed implicitly by cache line transfers betwee...
详细信息
This paper aims at presenting some problems that everyone could experience in the process of image target-based color correction (CC). We have acquired a set of images using a color checker, here we present some measu...
详细信息
Scientific evidence sustains PM_(2.5)particles’inhalation may generate harmful impacts on human beings’health;therefore,theirmonitoring in ambient air is of paramount relevance in terms of public *** to the limited ...
详细信息
Scientific evidence sustains PM_(2.5)particles’inhalation may generate harmful impacts on human beings’health;therefore,theirmonitoring in ambient air is of paramount relevance in terms of public *** to the limited number of fixed stations within the air qualitymonitoring networks,development ofmethodological frameworks tomodel ambient air PM_(2.5)particles is primordial to providing additional information on PM_(2.5)exposure and its *** this sense,this work aims to offer a global easily-applicable tool to estimate ambient air PM_(2.5)as a function of meteorological conditions using a multivariate *** PM_(2.5)data measured by 84 fixed monitoring stations and meteorological data from ERA5(ECMWF Reanalysis v5)reanalysis daily based data between 2000 and 2021 across the United Kingdom were attended to develop the suggested *** from January 2017 to December 2020 were employed to build amathematical expression that related the dependent variable(PM_(2.5))to predictor ones(sea-level pressure,planetary boundary layer height,temperature,precipitation,wind direction and speed),while 2021 data tested the *** indicators evidenced a good performance of model(maximum values of RMSE,MAE and MAPE:1.80μg/m^(3),3.24μg/m^(3),and 20.63%,respectively),compiling the current legislation’s requirements for modelling ambient air PM_(2.5)concentrations.A retrospective analysis of meteorological features allowed estimating ambient air PM_(2.5)concentrations from 2000 to *** highest PM_(2.5)concentrations relapsed in theMid-and Southlands,while Northlands sustained the lowest concentrations.
Device scaling trends dramatically increase the susceptibility of microprocessors to soft errors. Further, mounting demand for embedded microprocessors in a wide array of safety critical applications, ranging from aut...
详细信息
ISBN:
(纸本)1595935436
Device scaling trends dramatically increase the susceptibility of microprocessors to soft errors. Further, mounting demand for embedded microprocessors in a wide array of safety critical applications, ranging from automobiles to pacemakers, compounds the importance of addressing the soft error problem. Historically, soft error tolerance techniques have been targeted mainly at high-end server markets, leading to solutions such as coarse-grained modular redundancy and redundant multithreading. However, these techniques tend to be prohibitively expensive to implement in the embedded design space. To address this problem, we first present a thorough analysis of the effects of soft errors on a production-grade, fully synthesized implementation of an ARM926EJ-S embedded microprocessor. We then leverage this analysis in the design of two orthogonal low-costs of terror protection techniques that can be tuned to achieve variable levels of fault coverage as a function of area and power constraints. The first technique uses a small cache of live register values in order to provide nearly twice the fault coverage of a register file protected using traditional error correcting codes at little or no additional area cost. The second technique is a statistical method used to significantly reduce the overhead of deploying time-delayed shadow latches for low-latency fault detection. Copyright 2006 ACM.
computer architects are constantly faced with the need to improve performance and increase the efficiency of computation in their designs. To this end, it is increasingly common to see acyclic com-putation accelerator...
详细信息
ISBN:
(纸本)1595935436
computer architects are constantly faced with the need to improve performance and increase the efficiency of computation in their designs. To this end, it is increasingly common to see acyclic com-putation accelerators appear in embedded processor designs. One major problem with adding accelerators to a design is that it is difficult to generate high-quality code utilizing them. Hand-written assembly code is typical, and if compiler support does exist, it is implemented using only greedy algorithms. In this work, we investigate more thorough techniques for compiling to processors with acyclic accelerators. Where as greedy solutions only explore one possible solution, the techniques presented in this paper explore the entire design space, when possible. Intelligent pruning methods are employed to ensure compilation is both tractable and scalable. Overall, our new compilation algorithms produce code that performs on average 10%, and up to 32% better than standard greedy methods. These algorithms also run in less than one second for more than 98% of basic blocks tested. Copyright 2006 ACM.
暂无评论