The coordination of flexible manufacturing systems (FMS) in an automated factory requires that synchronization amongst the manufacturing processes be based on a common clock. The synchronization requirements on the fa...
详细信息
The coordination of flexible manufacturing systems (FMS) in an automated factory requires that synchronization amongst the manufacturing processes be based on a common clock. The synchronization requirements on the factory floor are described, and several clock synchronization algorithms, their theoretical bounds, and the results of the authors' work are discussed. Measurement results based on the implementation of such synchronization algorithms on local area networks (LAN) are presented. For hierarchical LANs, an algorithm is developed and its behavior simulated.< >
The main objectives of the Quantitative Modelling in Parallel Systems (QMIPS) project, a research activity on quantitative modeling of parallel and distributed systems, are summarized. Elements of a constructive model...
详细信息
Skilful computer system measurement, modelling and performanceevaluation techniques are needed for supercomputerarchitectures. They allow to accurately determine characteristics performance values, to find potential...
详细信息
Skilful computer system measurement, modelling and performanceevaluation techniques are needed for supercomputerarchitectures. They allow to accurately determine characteristics performance values, to find potential hardware- and software-bottleneck; they also help to efficiently distribute and schedule user tasks. This paper is an extended version of a tutorial contribution at the IEEE CompEuro 87 and surveys fundamental performance issues and their solution for supercomputerarchitectures.
Though often not explicitly stated, the method of moments is one of the heavily used methods in queueing analysis. By tracing a typical, tagged customer as it proceeds through the system expected values for a wide ran...
详细信息
Telecommunication systems are often specified in the standardized languages SDL and MSC. These languages allow only the specification of pure functional aspects. To remedy this problem we have combined the language MS...
详细信息
Telecommunication systems are often specified in the standardized languages SDL and MSC. These languages allow only the specification of pure functional aspects. To remedy this problem we have combined the language MSC and performance aspects in performance MSC (PMSC). From a PMSC specification a task model can be derived that includes beside computation times, periods and deadlines of tasks, also absolute start times of tasks and dependencies between task. This allows us to apply an extended schedulability analysis of asynchronous tasks on heterogeneous target architectures. We present the analysis technique and demonstrate with a small example, how the algorithm can be used for the real-time analysis of a cordless telephone.
A known problem in the area of hardware/software codesign is the selection of the proper interface between the different parts of the design. This paper presents a technique which eases the selection by combining diff...
详细信息
A known problem in the area of hardware/software codesign is the selection of the proper interface between the different parts of the design. This paper presents a technique which eases the selection by combining different synthesis techniques together with rapid prototyping. The application field of the technique is the design of communication systems where C and VHDL are generated from a specification given in SDL. For the VHDL area, high-level synthesis is used to synthesize a behavioural description.
Presents a prototyping platform for high-performance communication systems together with a design methodology. Based on a formal design entry and nonfunctional design goals such as execution time and overall system co...
详细信息
Presents a prototyping platform for high-performance communication systems together with a design methodology. Based on a formal design entry and nonfunctional design goals such as execution time and overall system cost, a software/hardware partitioning is generated and its performance is estimated with formal models. Valid partitionings are then implemented on a prototyping platform which is based on a heterogeneous multiprocessor system and a reconfigurable FPGA board. Using model-based optimization and monitoring, each partitioning is evaluated and the results are fed back in the generation and estimation of new partitionings.
The main objectives of the Quantitative Modelling in Parallel Systems (QMIPS) project, a research activity on quantitative modeling of parallel and distributed systems, are summarized. Elements of a constructive model...
详细信息
The main objectives of the Quantitative Modelling in Parallel Systems (QMIPS) project, a research activity on quantitative modeling of parallel and distributed systems, are summarized. Elements of a constructive modeling and design methodology are discussed, and stochastic process algebras are emphasized as an interesting base for it.< >
SDL is currently gaining interest as a system level specification language for HW/SW codesign. Automated synthesis of SDL in hardware so far had problems with its efficiency. The investigations on the resource usage o...
详细信息
SDL is currently gaining interest as a system level specification language for HW/SW codesign. Automated synthesis of SDL in hardware so far had problems with its efficiency. The investigations on the resource usage of SDL-to-VHDL designs presented in this paper identify two key challenges: minimizing the overhead introduced by SDL process infrastructure, and choosing the appropriate synthesis method. This paper presents a framework for SDL hardware synthesis where VHDL code generation, high-level synthesis and RT-level synthesis are combined. A configurable run-time environment implements services like data handling and message passing in efficient, hand-coded library components, which take into account properties of the target architecture. For these components RT-level synthesis was found to be suitable. The behavior of each SDL process on the other hand is freely specified by the system designer. Depending on the type of application, i.e. complex data-oriented or control-oriented either high-level synthesis, RT-level synthesis, or a combination of both can prove to be optimal.
暂无评论