检索结果-内蒙古大学图书馆

IEEE Biomedical Circuits and systems (BIOCAS)

作者： Huiyun Sheng Michael Schwarz Josef Börcsök Department of Computer architecture and System Programming University of Kassel Kassel Germany

In recent years, Pulse Transit Time (PTT) - based non-invasive continuous blood pressure monitoring systems have been investigated extensively. But the most relevant studies did not pay attention to the safety requirement of the system. In this paper a method is proposed to model the safety-related system for continuous noninvasive blood pressure monitoring. The V model, 1oo2 system and safe Bluetooth communication are used to enhance the safety of the system.

关键词： Biomedical monitoring Blood pressure Monitoring Safety Pressure measurement Wireless communication Medical services

来源：评论

学校读者我要写书评

暂无评论

引用

International Conference on Technological Advances in Electrical, Electronics and computer Engineering (TAEECE)

作者： Samer Telawi Ali Hayek Josef Börcsök Department of Computer Architecture and System Programming University of Kassel Kassel Germany

Nowadays, many noticeable continues efforts are taken in the vehicle industry to develop robust intelligent systems that control and monitor the vehicles during operational time to lower the side effects of some abnormal conditions such as sliding and spinning; because of their main role in affecting the human safety and the vehicle life-time as well as the costs related to maintenance. Therefore, the importance of manipulating and controlling these special statuses with respect to safety and cost are the main motivations behind conducting this research work. In this paper a conceptual prototype of a safety-related platform for monitoring and recognizing the vehicles states by means of vibration sensors incorporated with incremental rotary encoders is presented. Additionally, the proposed approaches and algorithms to detect the vehicle status based on the captured sensory data are also presented.

关键词： Vehicles Vibrations Sensors Safety Acceleration Spinning Wheels

来源：评论

学校读者我要写书评

暂无评论

CAN open safety on safety-related system-on-chip

CAN open safety on safety-related system-on-chip

引用

XXII International Symposium on Information, Communication and Automation Technologies, ICAT

作者： Hamid Rahmani Karolin Löser Richard Thum Ali Hayek Josef Börcsök Institute for Computer Architecture and System Programming University of Kassel Kassel Germany

Although the traditional task of communication protocols is the transmission of data, this is actually not completely sufficient if it is used in safety sectors. Therefore, it must be enhanced. In order to detect and overcome failures in systems, risk analysis and failure measurement must be taken into account in each safety-related system. This paper describes the advantages of having a safety-related system-on-chip with on-chip diagnostics in order to develop a safe transmission protocol. Here the concept of a CANopen Safety protocol stack on top of a safety-related system-on-chip that yields reliability to the complete product is presented.

关键词： Decision support systems

来源：评论

学校读者我要写书评

暂无评论

Validation of a SIL3 middleware for safety-related system-on-chips

Validation of a SIL3 middleware for safety-related system-on...

引用

Proceedings of the International Convention MIPRO

作者： Emil Delic Michael Schreiber Ali Hayek Josef Börcsök Institute for Computer Architecture and System Programming University of Kassel Kassel Germany

The aim is reducing IEC 61508 certification effort for safety-related applications. Therefore, an object-oriented middleware has been implemented which, once being SIL3-certified, would allow transferring safety-related aspects from the application into an already-certified code layer. Safety-related applications using this middleware then could be written as straightforward as non-safety-related code. The SIL3 middleware is designed for an 8051-based microcontroller. Because of the 8-bit CPU architecture, several limitations have been encountered. These issues are explained in this paper, and solutions are proposed. The middleware will be used on the multi-more safety chip. SIL3 certified multi-core architecture for safety-related applications is described. Also, the SIL3 middleware architecture is given. The middleware is modular. Therefore, if the user does not want to use some modules they will not be included and code footprint will be smaller. In the SIL3 middleware numerous design patterns can be found. Patterns description and purpose are explained. The pseudo code for the singleton pattern is shown. Moreover, module implementation is depicted. The validation of the middleware is presented and the V-model for the middleware is provided. It conforms to the IEC 61508.

关键词： Middleware IEC standards Safety system-on-chip computer architecture Certification

来源：评论

学校读者我要写书评

暂无评论

Evaluation and analysis of an on-chip safety system architecture

Evaluation and analysis of an on-chip safety system architec...

引用

IEEE SSD International Multi-Conference on systems, Signals and Devices

作者： Ali Hayek Josef Börcsök Institute for Computer Architecture and System Programming University of Kassel Kassel Germany

Due to the continuing development of semiconductor structures, it can be allowed nowadays to integrate faster and more efficient systems into a very small area of silicon. In such system-on-chip, all individual components of a target control system can be integrated into a single silicon die at lowest level, which in turn contributes in saving the substantial space and reduces power consumption and production costs. With the consideration of the miniaturization of safety-related systems into system-on-chips, where usually complete redundant architectures along with memories and interfaces are integrated into small silicon structures, many advantages can be taken into account. These advantages extend to all levels of the development cycle. In the present paper, a concept for on-chip safety system architecture is presented briefly. Primarily, a qualitative evaluation and analysis of the presented architecture is explicitly focused and discussed. The evaluation and analysis is based on a comparison to a similar conventional discrete safety-related architecture.

关键词： Reliability Sensors computer architecture Service-oriented architecture Safety Actuators Monitoring

来源：评论

学校读者我要写书评

暂无评论

On-chip safety system for embedded control applications

On-chip safety system for embedded control applications

引用

Mediterranean Electrotechnical Conference (MELECON)

作者： Ali Hayek Josef Börcsök Chair for Computer Architecture and System Programming University of Kassel Kassel Germany

In this paper nl approach of an on-chip safety system architecture conforming to the second edition of the standard IEC 61508 is presented. The presented chip considers on-chip redundancy with the presence of diagnostic units and is designed to meet the highest possible safety integrity level for on-chip systems. The presented on-chip safety system consists of two redundant processor channels, each of which has a processor unit, data memory, program memory, communication interfaces, inputs and outputs. Furthermore, on-chip diagnosis- and monitoring units and a communication core are integrated. The safety-related implementation of the proposed architecture is introduced in this paper. This includes hardware and software implementation methodologies. Finally, a brief evaluation of the presented architecture is presented.

关键词： Safety system-on-chip computer architecture IEC standards Hardware Software

来源：评论

学校读者我要写书评

暂无评论

ATPG Method with a Hybrid Compaction Technique for Combinational Digital systems

ATPG Method with a Hybrid Compaction Technique for Combinati...

引用

SAI Computing Conference

作者： Abdul Rafay Khatri Ali Hayek Josef Borcsok Department of Computer Architecture and System Programming University of Kassel Kassel Germany

ISBN: (纸本)9781467384612

In this paper, the Test Pattern Generation (TPG) with a new simple hybrid (dynamic and static) compaction technique for combinational logic circuits and systems is presented. Digital systems are implemented nowadays on an advance VLSI technology, which is called Field Programmable Gate Array (FPGA). The test procedure requires a deliberate introduction of faults in the system Under Test (SUT). FPGA circuits and systems are developed and written in Hardware Description Languages (HDLs). In addition, a novel method is also proposed and implemented in order to intentionally inject faults in the Verilog HDL code design of the SUT. It covers all possible fault locations in the SUT. This approach provides high quality compact test vectors and efficient memory utilization in comparison with other state-of-the-art methods. Not only are the hardness of individual faults and the sensitiveness of fault locations determined, but also their effectiveness is proposed in the fault tolerance strategy.

关键词： Test pattern generation Dynamic compaction Static compaction Fault coverage Hardness

来源：评论

学校读者我要写书评

暂无评论

RAM tests for safety-related architectures: A first approach

RAM tests for safety-related architectures: A first approach

引用

International Symposium on Fundamentals of Electrical Engineering (ISFEE)

作者： Michael Schreiber Emil Delic Ali Hayek Josef Börcsök Institute for Computer Architecture and System Programming University of Kassel Kassel Germany

Since the advent of traditional random access memory (RAM) tests, such as Checkerboard, more sophisticated tests and fault models have evolved, taking the characteristics of memories into account. Thus, given a specific type of memory, it would be straightforward to determine suitable state-of-the-art tests. However, the question our research focuses on is: “Which RAM tests do not need to be performed due to the safety architecture?” Even high-performance tests do require execution time. In the range of safety-related systems, diagnostics may consume most of the central processing unit (CPU) time, depending on the architecture. Therefore, this paper depicts how architectural characteristics can be taken into account to reasonably simplify specific RAM tests. This paper introduces our research on RAM tests in the range of safety-related systems. Therefore, key topics are introduced, first: comprehensively and starting from scratch, thus enabling anyone to follow our research. Second, an example is shown on how detecting stuck-at faults of address and data words, as demanded by IEC 61508 Ed.2.0, can be simplified by taking advantage of a 1oo2D safety architecture.

关键词： Random access memory Safety IEC standards computer architecture Circuit faults system-on-chip

来源：评论

学校读者我要写书评

暂无评论

Modular Fault Diagnosis in Fixed-Block Railway Signaling systems

引用

IFAC-PapersOnLine 2016年第3期49卷 459-464页

作者： Durmus, Mustafa S. Ustoglu, lker Tsarev, Roman Y. Schwarz, Michael Electrical and Electronics Engineering Department Pamukkale University Denizli Turkey Control and Automation Engineering Department Yildiz Technical University Istanbul Turkey Institute of Space and Information Technology Siberian Federal University Krasnoyarsk Russia Computer Architecture and System Programming Kassel University Kassel Germany

The diagnosis of possible faults in railway signaling systems is an important issue to provide safe travel and transportation in railways. Signaling system designers have to consider the possible faults which may occur in railway field components both on the requirements preparation phase and on the development phase of the signaling system software or namely, the interlocking system. Although the diagnosis of different unobservable faults is relatively hard, especially for large scale railway fields, this complexity can be overcome by using the Discrete Event system (DES) based modular diagnosis approach which is explained in this paper. The main advantage of using such modular approach for fault diagnosis in fixed-block signaling systems is the inspection of the diagnosability of the whole system with respect to its subsystems (railway field components). In this study, the diagnosability of the railway field equipment and the whole system is also explained with a case study. © 2016

关键词： Fault detection Discrete event simulation Failure analysis Railroad signal systems Railroads Signaling Development phase Field components Field equipment Fixed block signaling Interlocking systems Modular approach Railway signaling systems Signaling systems

来源：评论

学校读者我要写书评

暂无评论

Miniaturized safety systems: A way for future tasks in safety engineering

Miniaturized safety systems: A way for future tasks in safet...

引用

XXII International Symposium on Information, Communication and Automation Technologies, ICAT

作者： Josef Börcsök Chair for Computer Architecture and System Programming University of Kassel Kassel Germany

Application specific integrated circuits (ASICs), which represent a target platform for safety-related applications, were already covered in the first edition of the standard IEC 61508 in terms of functional safety. Corresponding requirements are introduced in part 2 of the standard. However, using ASICs with on-chip redundancy for safety applications has been introduced only in subsequent drafts of the standard. Corresponding core requirements for on-chip redundancy for ASICs are explained in the second edition of the standard. The theoretical conclusions and analyses have been implemented in several research projects based on a redundant system architecture consisting of two RISC cores with a hardware comparator as a diagnosis unit. In this paper, the implementation of safety-related on-chip systems will be discussed on the basis of the theoretical requirements of the standard as well as on the basis of practice-related experiences.

关键词： Safety IEC Standards system-on-chip Power demand Hardware Software

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：