We design a family of fast-decodable, rate-unbalanced space-time block codes (STBCs) for 4 × 2 multiple-input multiple-output (MIMO) transmission. These codes are generated by combining Alamouti and Silver codes ...
详细信息
We design a family of fast-decodable, rate-unbalanced space-time block codes (STBCs) for 4 × 2 multiple-input multiple-output (MIMO) transmission. These codes are generated by combining Alamouti and Silver codes into two layers. Their low-complexity decoder does MMSE successive interference cancellation (SIC) and sphere decoding. As shown by computer simulation, the proposed codes exhibit a better performance than equivalent diversity-embedded and groupwise STBCs, and yet have an intermediate decoding complexity.
The success of computational science to accurately describe and model the real world has helped to fuel the ever increasing demand for cheap computing power. This paper presents a solution to the FFT's parallel mu...
详细信息
The success of computational science to accurately describe and model the real world has helped to fuel the ever increasing demand for cheap computing power. This paper presents a solution to the FFT's parallel multiprocessing problem, and involves novel concepts wherein the realization of parallel pipelines and multistage parallel pipelines are possible. The problem resides in defining the mathematical model of the socalled combination phase, in which the concept of representing the discrete Fourier transform (DFT) in terms of its partial DFTs should be well structured to obtain the right mathematical model. The resulting implementation in which r parallel processors operate simultaneously within a single instruction reduces the number of communications phases and the no-operation states (NOP) to their minimum values. The two papers, Part I and II, Butterfly processing element and Parallel pipelined processing, provide a new FFT concept for efficient VLSI implementation.
The use of Light Emitting Diode (LED) as the lighting device becomes popular due to its energy-efficient characteristic. However, LED has radiation angle that is relatively smaller than other types of lighting device....
详细信息
The use of Light Emitting Diode (LED) as the lighting device becomes popular due to its energy-efficient characteristic. However, LED has radiation angle that is relatively smaller than other types of lighting device. This results in heterogeneity of light intensity that received by particular point near the LED. To obtain homogeneity of light intensity, this paper proposes a model of fuzzy logic control system to control illumination of LEDs lamp in a room. This model involves several components, namely LEDs lamp, LED driver, illumination sensor, microcontroller, and a differential transceiver RS-485. The fuzzy logic control system that used in this model uses error of illumination and delta error of illumination as input parameter. As output, this control system will change duty cycle of Pulse Width Modulation (PWM) that used to control illumination of LEDs lamp. Based on experiment result, when expected light intensity is set to 150 Lux, homogeneity of light intensity can be achieved with error less than 2%. In addition, the control system also can reduce energy consumption up to 40% under the experimental environment.
Hyperdimensional Computing (HDC) is a promising paradigm known for its energy efficiency and simplicity. Human brain functions inspire HDC, which operates in high-dimensional spaces with low-precision data, making it ...
详细信息
ISBN:
(数字)9798350383638
ISBN:
(纸本)9798350383645
Hyperdimensional Computing (HDC) is a promising paradigm known for its energy efficiency and simplicity. Human brain functions inspire HDC, which operates in high-dimensional spaces with low-precision data, making it suitable for efficient machine-learning applications. This paper analyzes the State-of-the-Art (SOTA) significance and challenges of implementing HDC on diverse hardware platforms, including Application Specific Integrated Circuits (ASIC), Central Processing Units (CPU), and Field-Programmable Gate Arrays (FPGA), and explores its potential in In-Memory Computing (IMC). Also, the significance of hardware-accelerated Associative Memory (AM) in HDC systems is discussed, emphasizing its role in optimizing overall performance and efficiency.
Topology identification (TI) in distribution networks is a challenging task due to the limited measurement resources and therefore the inevitable need to use pseudo-measurements that are often inaccurate. To address t...
详细信息
Reconfigurable processors are those whose contexts are dynamically reconfigured while they are working. We focus on a reconfigurable processor called FE-GA (Flexible Engine/Generic ALU array) for digital media process...
详细信息
Reconfigurable processors are those whose contexts are dynamically reconfigured while they are working. We focus on a reconfigurable processor called FE-GA (Flexible Engine/Generic ALU array) for digital media processing. Currently, FE-GA does not have its dedicated behavior synthesis tool. In this paper, we design FIR filters and propose an algorithm to map them onto it automatically. For given an order and coefficients of an FIR filter, the algorithm generates a dedicated assembly code which represents a given FIR filter for FE-GA. Then an editor called FEEditor reads the generated assembly code and implements its corresponding FIR filter on FE-GA. The proposed algorithm achieves automatic mapping of FIR filters of all orders within the range of the specification of FE-GA architecture. Furthermore, it is proved that a minimum cycle is achieved to execute FIR filtering if there is no thread switching.
Brain-inspired computing methods have shown remarkable efficiency and robustness compared to deep neural networks (DNN). In particular, HyperDimensional Computing (HDC) and Vision Transformer (ViT) have demonstrated p...
Brain-inspired computing methods have shown remarkable efficiency and robustness compared to deep neural networks (DNN). In particular, HyperDimensional Computing (HDC) and Vision Transformer (ViT) have demonstrated promising achievements in facilitating effective and reliable cognitive learning. This paper proposes SpatialHD, the first framework that combines spatial transformer networks (STN) and HDC. First, SpatialHD exploits the STN, which explicitly allows the spatial manipulation of data within the network. Then, it employs HDC to operate over STN output by mapping feature maps into high-dimensional space, learning abstracted information, and classifying data. In addition, the STN output is resized to generate a smaller input feature map. This further reduces computing complexity and memory storage compared to HDC alone. Finally, to test the model’s functionality, we applied spatial HD for image classification, utilizing the MNIST and Fashion-MNIST datasets, using only 25% of the dataset for training. Our results show that SpatialHD improves accuracy by ≈ 8% and enhances efficiency by approximately 2.5x compared to base-HDC.
As to distributed processing environment, the intractable problem is that process's current state is indeterminate, which could bring some security issues such as diffusing action. We put forward a checkpoint of i...
详细信息
As to distributed processing environment, the intractable problem is that process's current state is indeterminate, which could bring some security issues such as diffusing action. We put forward a checkpoint of integrity measurement (CPIM) arithmetic. The CPIM arithmetic could control process's state when process encounters an integrity measurement checkpoint, which would solve the problem that the running state of parallel software is indeterminate. The virtue of CPIM arithmetic is simple and low-cost. We also provide implementation scheme and prototype for evaluating overhead and performance.
3D IC is developing rapidly, but there is no mature physical design. A 3D chip physical design method contains hierarchical process, memory and TSV localization process, as well as hierarchical physical design process...
详细信息
3D IC is developing rapidly, but there is no mature physical design. A 3D chip physical design method contains hierarchical process, memory and TSV localization process, as well as hierarchical physical design process is proposed in this paper. By splitting the netlist, memory and logic are layered up and down. And the upper memories and TSV cells are placed automatically by implemented the localization algorithm. Each layer can be routed separately. It is concluded that this physical design method is feasible and the processes can be compatible in 2D EDA tools.
Introduction: Pneumonia is a microorganism infection that causes chronic inflammation of the human lung cells. Chest X-ray imaging is the most well-known screening approach used for detecting pneumonia in the early st...
详细信息
Introduction: Pneumonia is a microorganism infection that causes chronic inflammation of the human lung cells. Chest X-ray imaging is the most well-known screening approach used for detecting pneumonia in the early stages. While chest-Xray images are mostly blurry with low illumination, a strong feature extraction approach is required for promising identification performance. Objectives: A new hybrid explainable deep learning framework is proposed for accurate pneumonia disease identification using chest X-ray images. Methods: The proposed hybrid workflow is developed by fusing the capabilities of both ensemble convolutional networks and the Transformer Encoder mechanism. The ensemble learning backbone is used to extract strong features from the raw input X-ray images in two different scenarios: ensemble A (i.e., DenseNet201, VGG16, and GoogleNet) and ensemble B (i.e., DenseNet201, InceptionResNetV2, and Xception). Whereas, the Transformer Encoder is built based on the self-attention mechanism with multilayer perceptron (MLP) for accurate disease identification. The visual explainable saliency maps are derived to emphasize the crucial predicted regions on the input X-ray images. The end-to-end training process of the proposed deep learning models over all scenarios is performed for binary and multi-class classification scenarios. Results: The proposed hybrid deep learning model recorded 99.21% classification performance in terms of overall accuracy and F1-score for the binary classification task, while it achieved 98.19% accuracy and 97.29% F1-score for multi-classification task. For the ensemble binary identification scenario, ensemble A recorded 97.22% accuracy and 97.14% F1-score, while ensemble B achieved 96.44% for both accuracy and F1-score. For the ensemble multiclass identification scenario, ensemble A recorded 97.2% accuracy and 95.8% F1-score, while ensemble B recorded 96.4% accuracy and 94.9% F1-score. Conclusion: The proposed hybrid deep learning framewo
暂无评论