In this paper, we investigate which processor networks allow k-label Interval Routing Schemes, under the assumption that costs of edges may vary. We show that for each fixed k ≥ 1, the class of graphs allowing such r...
详细信息
This paper presents a method for near-optimum synthesis of Differential Cascade Voltage Switch (DCVS) logic circuits using Ordered Binary Decision Diagrams (OBDD). The method presented produces efficient DCVS circuit ...
详细信息
This paper presents a method for near-optimum synthesis of Differential Cascade Voltage Switch (DCVS) logic circuits using Ordered Binary Decision Diagrams (OBDD). The method presented produces efficient DCVS circuit structures in terms of transistor count which positively affects the circuit area and performance. The proposed method is also very practical because it produces results with short run-times on a design workstation. The paper presents experimental results that demonstrate the use and the efficiency of the proposed DCVS synthesis method. This method is the basis for a CAD tool that allows automatic synthesis of fault secure circuits based on the DCVS technology.
This paper presents a method for generating tests for purely recursive digital filters. Generally, these consist of modules such as adders, multipliers and memory elements that are interconnected to realize complex fu...
详细信息
The problem of radar tracking a civilian maneuvering aircraft utilizing on board available measurements of the aircraft roll angle is addressed. Two algorithms belonging to the family of adaptive multimodel partitioni...
详细信息
The problem of radar tracking a civilian maneuvering aircraft utilizing on board available measurements of the aircraft roll angle is addressed. Two algorithms belonging to the family of adaptive multimodel partitioning algorithms are designed for this problem and evaluated via simulation experiments with regards to their performance. It is found that these algorithms perform very well in tracking a maneuvering aircraft, and, naturally, far better than previously reported non-adaptive algorithms.< >
A Constraint Satisfaction Problem (CSP) involves searching for an assignment of values to a given set of variables so that the values assigned satisfy a given set of constraints. The general CSP is NP-complete. To con...
详细信息
New least squares (LS) and singular value decomposition (SVD) based methods for the estimation of frequencies of complex sinusoids in white noise are presented. The methods are based on a new prediction problem that h...
详细信息
New least squares (LS) and singular value decomposition (SVD) based methods for the estimation of frequencies of complex sinusoids in white noise are presented. The methods are based on a new prediction problem that has some very useful properties leading to algorithms that have considerably reduced complexity. This is achieved without the sacrifice of any significant measure of performance with respect to existing methods that are based on the forward-backward predictor.< >
Locking and timestamping are two popular approaches to concurrency control in database systems. Although more than a dozen analytic performance studies of locking techniques have recently appeared in the literature, a...
详细信息
Locking and timestamping are two popular approaches to concurrency control in database systems. Although more than a dozen analytic performance studies of locking techniques have recently appeared in the literature, analytic performance study of timestamp-based concurrency algorithms largely remains an unexplored area. This paper presents a model of a distributed database system which provides a framework to study the performance of timestamp ordering concurrency control. We exhibit an analytical solution, which has been tested with extensive simulation. The accuracy seems to be very high. We assume perfect and also imperfect clocks for synchronization and quantify the way in which local clock inaccuracies affect the phenomenon of transaction conflicts. In particular, we derive a lot of interesting performance measures such as probability of abort, throughput and others.< >
Let X1,…, Xc be variables shared by a number of processors p1,…, Pq which operate in a totally asynchronous and wait-free manner. An operation by a processor is either a write to one of the variables or a read of th...
详细信息
A set of procedures that can be used to check NMOS logic circuits for timing errors is presented. The procedures find the path which could cause timing errors, and calculate the delays along those paths. The determina...
详细信息
A set of procedures that can be used to check NMOS logic circuits for timing errors is presented. The procedures find the path which could cause timing errors, and calculate the delays along those paths. The determination of these delays can be performed either before layout, using estimated values for the interconnected capacitance, or after layout, when the exact values are available. The advantage of using path delay computation for timing verification, as opposed to detailed timing simulation, is also discussed.< >
A vision system is proposed that has two differentiated visual fields, i.e., peripheral and central, and the fixation point to the scene is actuated actively. The proposed vision system is aiming at an active vision s...
详细信息
暂无评论