Network Intrusion Detection Systems (NIDS) require the ability to generalize from previously observed attacks to detect even new or slight variation records of known attacks. As an intrusion detection system can be re...
详细信息
ISBN:
(纸本)1601320752
Network Intrusion Detection Systems (NIDS) require the ability to generalize from previously observed attacks to detect even new or slight variation records of known attacks. As an intrusion detection system can be regarded as classification problem, we use Artificial Neural networks for detection. Using a benchmark study and set from the KDD (Knowledge Data Discovery and Data Mining) competition designed by DARPA and Multi-layered perceptron neural network, this Paper will aim to solve a multi class problem using MLP in to distinguish the attack records from normal ones, and also identify the attack type. In addition, it shows how to use Tikhonov regularization parameter to optimize the optimal network architecture in order to increase the system performance. The results show that the designed system is capable of classifying records with 98.34% accuracy with two hidden layers of neuron. Finally, the performance of the benchmark study is compared with our results.
This paper is dealing with redundant optoelectronic data transmission with special respect to laser channels. The concept of the generalized erasure channel (GEC) is used to determine the probability of undetected err...
详细信息
This paper is dealing with redundant optoelectronic data transmission with special respect to laser channels. The concept of the generalized erasure channel (GEC) is used to determine the probability of undetected error for some binary symmetric and non-symmetric channels protected by appropriate codes. In detail, communication via different binary symmetric channels (BSCs), generalized erasure channels and symmetrized binary non symmetric channels (BNSCs) is investigated. Simple upper bounds are given, relating the new formulas to that one of the BSC Finally the results in connection with an inequality for proper codes are applied to multi wavelength optical transmission through channels generated by semiconductor lasers.
Shape-generic programming and high run time performance do match if generic source code is systematically specialised into nongeneric executable code. However, as soon as we drop the assumption of whole-world knowledg...
详细信息
Mirror-based systems are object-oriented reflective architectures built around a set of design principles that lead to reflective APIs which foster a high degree of reusability, loose coupling with base-level objects ...
详细信息
With single thread performance starting to plateau, HW architects have turned to chip level multiprocessing (CMP) to increase processing power. All major microprocessor companies are aggressively shipping multi-core p...
详细信息
ISBN:
(纸本)1595936025
With single thread performance starting to plateau, HW architects have turned to chip level multiprocessing (CMP) to increase processing power. All major microprocessor companies are aggressively shipping multi-core products in the mainstream computing market. Moore's law will largely be used to increase HW thread-level parallelism through higher core counts in a CMP environment. CMPs bring new challenges into the design of the software system stack. In this tutorial, we talk about the shift to multi-core processors and the programming implications. In particular, we focus on transactional programming. Transactions have emerged as a promising alternative to lock-based synchronization that eliminates many of the problems associated with lock-based synchronization. We discuss the design of both hardware and software transactional memory and quantify the tradeoffs between the different design points. We show how to extend the Java and C languages with transactional constructs, and how to integrate transactions with compiler optimizations and the language runtime (e.g., memory manager and garbage collection).
We present novel concepts, technologies and potentials of optical data communication, especially for future computer architectures. The WDM (wavelength division multiplexing) and the optical wiring technologies are ex...
详细信息
This paper revisits a problem that was identified by Kramer and Magee: placing a system in a consistent state before and after runtime changes. We show that their notion of quiescence as a necessary and sufficient con...
详细信息
The advent of multicore processors has raised new demand for harnessing concurrency in the software mass market. We summarise our previous work on the data parallel, functional array processing language SaC. Its compi...
详细信息
ISBN:
(纸本)1595936904
The advent of multicore processors has raised new demand for harnessing concurrency in the software mass market. We summarise our previous work on the data parallel, functional array processing language SaC. Its compiler technology is geared towards highly runtime-efficient support for shared memory multiprocessors and, thus, is readily applicable to today's off-the-shelf multicore systems. Copyright 2007 ACM.
Transactional memory offers significant advantages for concurrency control compared to locks. This paper presents the design and implementation of transactional memory constructs in an unmanaged language. Unmanaged la...
详细信息
ISBN:
(纸本)9780769527642
Transactional memory offers significant advantages for concurrency control compared to locks. This paper presents the design and implementation of transactional memory constructs in an unmanaged language. Unmanaged languages pose a unique set of challenges to transactional memory constructs - for example, lack of type and memory safety, use of function pointers, aliasing of local variables, and others. This paper describes novel compiler and runtime mechanisms that address these challenges and optimize the performance of transactions in an unmanaged environment. We have implemented these mechanisms in a production-quality C compiler and a high-performance software transactional memory runtime. We measure the effectiveness of these optimizations and compare the performance of lock-based versus transaction-based programming on a set of concurrent data structures and the SPLASH-2 benchmark suite. On a 16 processor SMP system, the transaction-based version of the SPLASH-2 benchmarks scales much better than the coarse-grain locking version and performs comparably to the fine-grain locking version. Compiler optimizations significantly reduce the overheads of transactional memory so that, on a single thread, the transaction-based version incurs only about 6.4% overhead compared to the lock-based version for the SPLASH-2 benchmark suite. Thus, our system is the first to demonstrate that transactions integrate well with an unmanaged language, and can perform as well as fine-grain locking while providing the programming ease of coarse-grain locking even on an unmanaged environment
The use of induction motors is widespread in industry. Many researchers have studied the condition monitoring and detecting the faults of induction motors at an early stage. Early detection of motor faults results in ...
详细信息
The use of induction motors is widespread in industry. Many researchers have studied the condition monitoring and detecting the faults of induction motors at an early stage. Early detection of motor faults results in fast unscheduled maintenance. In this study, a new artificial immune based support vector machine algorithm is proposed for fault diagnosis of induction motors. Support vector machines (SVMs) have become one of the most popular classification methods in soft computing, recently. However, classification accuracy depends on kernel and penalty parameters. Artificial immune system has abilities of learning, memory and self adaptive control. The kernel and penalizes parameters of support vector machine are tuned using artificial immune system. The training data of support vector machine are extracted from three phase motor current. The new feature vector is constructed based on park's vector approach. The phase space of this feature vector is constructed using nonlinear time series analysis. Broken rotor bar and stator short circuit faults are classified in combined phase space using support vector machines. The experimental data are taken from a three phase induction motor. One, two and three broken rotor bar faults and 10% short circuit of stator faults are detected successfully.
暂无评论