The synthesis of porous, lattice, or microstructure geometries has captured the attention of many researchers in recent years. Implicit forms, such as triply periodic minimal surfaces (TPMS) has captured a significant...
详细信息
Heterogeneous MPSoCs comprise diverse processing units of varying compute capabilities. To date, the mapping strategies of neural networks (NNs) onto such systems are yet to exploit the full potential of processing pa...
Heterogeneous MPSoCs comprise diverse processing units of varying compute capabilities. To date, the mapping strategies of neural networks (NNs) onto such systems are yet to exploit the full potential of processing parallelism, made possible through both the intrinsic NNs’ structure and underlying hardware composition. In this paper, we propose a novel framework to effectively map NNs onto heterogeneous MPSoCs in a manner that enables them to leverage the underlying processing concurrency. Specifically, our approach identifies an optimal partitioning scheme of the NN along its ‘width’ dimension, which facilitates deployment of concurrent NN blocks onto different hardware computing units. Additionally, our approach contributes a novel scheme to deploy partitioned NNs onto the MPSoC as dynamic multi-exit networks for additional performance gains. Our experiments on a standard MPSoC platform have yielded dynamic mapping configurations that are 2.1x more energy-efficient than the GPU-only mapping while incurring 1.7x less latency than DLA-only mapping.
This paper investigates the physical-layer security (PLS) for an overlay cognitive radio network (CRN). Due to the unreliability of direct communication between the primary users (PUs), secondary users (SUs) are enlis...
This paper investigates the physical-layer security (PLS) for an overlay cognitive radio network (CRN). Due to the unreliability of direct communication between the primary users (PUs), secondary users (SUs) are enlisted to facilitate communication between two PUs. As several SUs are available, a particular one is chosen to transmit the PUs' messages in addition to its own. This SU uses the time switching protocol to harvest power from the PU's signal. Additionally, an eavesdropper is available to capture the messages conveyed by the PUs. Given this, the SU receiver collects energy from the relayed messages through the power splitting protocol and utilizes this energy to transmit jamming signals in order to degrade the wiretap channel and improve the privacy of the PUs' communication. The signals' transmission is modeled more realistically under the assumption of cascaded Rayleigh channels. The performance of PLS is evaluated using the probability of a non-zero secrecy capacity and the intercept probability. Moreover, the SUs' Ergodic rate is studied to analyze the impact of this assistance on their transmission reliability.
Using electron emission spectroscopy, measurement and analysis were conducted on the energy distribution of vacuum emitted electrons from electrically driven InGaN/GaN green (peak wavelengths λ≈515nm) light-emitting...
详细信息
Using electron emission spectroscopy, measurement and analysis were conducted on the energy distribution of vacuum emitted electrons from electrically driven InGaN/GaN green (peak wavelengths λ≈515nm) light-emitting diodes (LEDs) with and without a prewell superlattice (SL). We report on the detection of a high-energy upper valley at ∼1.7eV above the Γ valley from samples with no prewell SL. We propose that these upper valley electrons originate predominantly from trap-assisted Auger recombination (TAAR) in green LEDs, as the intensity of these peaks is found to have quadratic dependence on the carrier density n [see Espenlaub et al., J. Appl. Phys. 126, 184502 (2019)]. The high-energy upper valley peak was not observed in the sample with a prewell SL which is attributed to gettering by the prewell SL of still unidentified impurities that act as TAAR centers.
The proliferation of Internet of Things (IoT) has brought an array of different services, from smart health-care, to smart transportation, all the way to smart cities. For a truly connected environment, different sect...
详细信息
Dynamic neural networks (DyNNs) have become viable techniques to enable intelligence on resource-constrained edge devices while maintaining computational efficiency. In many cases, the implementation of DyNNs can be s...
Dynamic neural networks (DyNNs) have become viable techniques to enable intelligence on resource-constrained edge devices while maintaining computational efficiency. In many cases, the implementation of DyNNs can be sub-optimal due to its underlying backbone architecture being developed at the design stage independent of both: (i) potential support for dynamic computing, e.g. early exiting, and (ii) resource efficiency features of the underlying hardware, e.g., dynamic voltage and frequency scaling (DVFS). Addressing this, we present HADAS, a novel Hardware-Aware Dynamic Neural Architecture Search framework that realizes DyNN architectures whose backbone, early exiting features, and DVFS settings have been jointly optimized to maximize performance and resource efficiency. Our experiments using the CIFAR-100 dataset and a diverse set of edge computing platforms have shown that HADAS can elevate dynamic models' energy efficiency by up to 57% for the same level of accuracy scores. Our code is available at https://***/HalimaBouzidi/HADAS
Photonic integrated circuits present a promising avenue for the integration of Deep Neural Networks (DNNs), offering solutions to the speed and power consumption constraints inherent to their electronic counterparts. ...
详细信息
ISBN:
(数字)9798350361759
ISBN:
(纸本)9798350361766
Photonic integrated circuits present a promising avenue for the integration of Deep Neural Networks (DNNs), offering solutions to the speed and power consumption constraints inherent to their electronic counterparts. Notably, research showcasing the ability of photonic integrated circuits to realize matrix multiplications - a crucial operation in DNNs - at the speed of light has drawn much attention to the field of optical neural networks (ONNs). One of the challenges of designing fully optical DNNs is the photonic integration of the activation function, a nonlinear function. Optical nonlinear responses often deviate in shape from traditional DNN activation functions. A pivotal requirement for standardizing ONN architectures without sacrificing flexibility is the development of a fully tunable optical activation function. Presently, reconfigurable optical activation functions exhibit limitations in reproducing diverse functions, constraining the potential of photonic DNNs. In this article, we propose an architecture leveraging Mach-Zehnder interferometers and saturable absorbers to execute a range of activation functions, including ReLU, sigmoid, and tanh.
Capsule networks (CapsNet) are a category of deep learning neural networks (DNN) that address one of the main issues and deficiencies of convolutional neural networks (CNN); loss of spatial information in pooling laye...
详细信息
ISBN:
(数字)9798350380385
ISBN:
(纸本)9798350380392
Capsule networks (CapsNet) are a category of deep learning neural networks (DNN) that address one of the main issues and deficiencies of convolutional neural networks (CNN); loss of spatial information in pooling layers. However, the main concern with CapsNets is their compute-intensive nature, which is mainly related to the vector-based calculations during dynamic routing and acts as a barrier for their deployment in real-time applications. To address the specific computing requirements of dynamic routing in capsule layers of CapsN ets, we develop a hardware accelerator for dynamic routing using Vitis HLS. In this paper, we present a hardware acceleration solution for capsule networks by integrating AMD Xilinx deep processing unit (DPU) and a custom accelerator for the capsule layer. Our results show significant improvement in throughput compared with the baseline implementation when CapsNet is implemented on Zynq UltraScale+ MPSoC ZCU102 usinz Vitis AI DPUs.
Cutting plane methods are a fundamental approach for solving integer linear programs (ILPs). In each iteration of such methods, additional linear constraints (cuts) are introduced to the constraint set with the aim of...
Cutting plane methods are a fundamental approach for solving integer linear programs (ILPs). In each iteration of such methods, additional linear constraints (cuts) are introduced to the constraint set with the aim of excluding the previous fractional optimal solution while not affecting the optimal integer solution. In this work, we explore a novel approach within cutting plane methods: instead of only adding new cuts, we also consider the removal of previous cuts introduced at any of the preceding iterations of the method under a learnable parametric criteria. We demonstrate that in fundamental combinatorial optimization settings such cut removal policies can lead to significant improvements over both human-based and machine learning-guided cut addition policies even when implemented with simple models.
暂无评论