Growing demand to integrate more functionality into single-chip solutions require novel network-based interconnection models. The resulting increase in design complexity and strict time-to-market restrictions endanger...
详细信息
ISBN:
(纸本)9781450329262
Growing demand to integrate more functionality into single-chip solutions require novel network-based interconnection models. The resulting increase in design complexity and strict time-to-market restrictions endanger the viability of Register Transfer Level (RTL) centric design processes in the future. To counteract these developments, the abstract design methodologies presented by Transaction Level Modeling (TLM 2.0/SystemC) are gaining popularity. With this paper, we demonstrate the benefits of raising the abstraction level by creating an adjustable Network on chip (NoC) simulation model, satisfying the diverse needs of software and system engineers. Based on a proven and tested RTL NoC design, we applied modeling methods defined in the TLM 2.0 standard, creating flexible simulation model. It provides high timing accuracy, enabling precise behavioral and performance analysis. In addition, higher simulation speeds are achieved by adjusting the timing accuracy. The results demonstrate the advantages of variable simulation accuracy: simulation runs are accelerated by more than two orders of magnitude with performance and behavior assessment exposing a limited latency error of less than four clock cycles compared to the RTL model. Copyright 2014 ACM.
On a multi- or many-core platform that runs applications of different safety criticality (mixed-criticality), all applications have to be certified to the highest level of criticality, unless they are sufficiently iso...
详细信息
暂无评论