咨询与建议

限定检索结果

文献类型

  • 56 篇 会议
  • 19 篇 期刊文献

馆藏范围

  • 75 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 39 篇 工学
    • 34 篇 计算机科学与技术...
    • 25 篇 软件工程
    • 12 篇 信息与通信工程
    • 7 篇 电气工程
    • 7 篇 电子科学与技术(可...
    • 5 篇 控制科学与工程
    • 3 篇 冶金工程
    • 3 篇 动力工程及工程热...
    • 2 篇 土木工程
    • 2 篇 化学工程与技术
    • 1 篇 机械工程
    • 1 篇 仪器科学与技术
    • 1 篇 建筑学
    • 1 篇 测绘科学与技术
    • 1 篇 交通运输工程
    • 1 篇 农业工程
    • 1 篇 生物医学工程(可授...
    • 1 篇 城乡规划学
    • 1 篇 网络空间安全
  • 16 篇 理学
    • 13 篇 数学
    • 3 篇 物理学
    • 3 篇 统计学(可授理学、...
    • 2 篇 化学
    • 1 篇 大气科学
    • 1 篇 系统科学
  • 11 篇 管理学
    • 9 篇 图书情报与档案管...
    • 2 篇 管理科学与工程(可...
  • 1 篇 农学
    • 1 篇 作物学
  • 1 篇 医学
    • 1 篇 临床医学
    • 1 篇 特种医学

主题

  • 8 篇 circuit simulati...
  • 7 篇 computer science
  • 7 篇 genetic algorith...
  • 7 篇 steganography
  • 7 篇 microprocessors
  • 6 篇 application soft...
  • 5 篇 automation
  • 5 篇 simulated anneal...
  • 4 篇 parallel process...
  • 4 篇 hypercubes
  • 4 篇 neural networks
  • 4 篇 very large scale...
  • 4 篇 computational mo...
  • 4 篇 payloads
  • 3 篇 associative memo...
  • 3 篇 neurons
  • 3 篇 discrete wavelet...
  • 3 篇 image coding
  • 3 篇 frequency domain...
  • 3 篇 artificial neura...

机构

  • 24 篇 microprocessor a...
  • 5 篇 department of co...
  • 5 篇 department of co...
  • 5 篇 microprocessor a...
  • 4 篇 department of co...
  • 3 篇 department of co...
  • 3 篇 department of co...
  • 3 篇 infosys technolo...
  • 3 篇 department of co...
  • 3 篇 department of co...
  • 2 篇 department of co...
  • 2 篇 department of co...
  • 2 篇 microprocessor a...
  • 2 篇 microprocessor a...
  • 2 篇 microprocessor a...
  • 2 篇 department of co...
  • 2 篇 department of co...
  • 2 篇 microprocessor a...
  • 2 篇 dept. of compute...
  • 2 篇 dept. of electri...

作者

  • 21 篇 patnaik l.m.
  • 20 篇 l.m. patnaik
  • 16 篇 venugopal k.r.
  • 9 篇 srinivasa k.g.
  • 5 篇 r. mall
  • 5 篇 l. m. patnaik
  • 4 篇 k. r. venugopal
  • 4 篇 raja k.b.
  • 4 篇 k.r. venugopal
  • 4 篇 patnaik lalit m.
  • 4 篇 mall r.
  • 4 篇 l m patnaik
  • 3 篇 srilata raman
  • 3 篇 sharath s.
  • 3 篇 suraiya tarannum
  • 3 篇 k r venugopal
  • 3 篇 k.b. raja
  • 2 篇 j.mohan kumar
  • 2 篇 k b raja
  • 2 篇 a. basu

语言

  • 72 篇 英文
  • 3 篇 其他
检索条件"机构=Department of Computer Science and Automation and Microprocessor Applications Laboratory"
75 条 记 录,以下是61-70 订阅
排序:
A parallel algorithm for logic simulation on transputer networks  1
A parallel algorithm for logic simulation on transputer netw...
收藏 引用
1st Great Lakes Symposium on VLSI, GLSV 1991
作者: Srinivas, S. Basu, A. Paulraj, A. Patnaik, L.M. Department of Electrical and Computer Engg. Concordia University MontrealQCH3G1M8 Canada Bangalore560025 India Microprocessor Applications Laboratory Supercomputing Education and Research Center Department of Computer Science and Automation Indian Institute of Science Bangalore560012 India
The authors present a parallel algorithm for logic simulation of VLSI circuits. It is implemented on a network of transputers connected in a ring topology. The approach is based on partitioning a functionality matrix ... 详细信息
来源: 评论
A temporal logic over partial orders for analysis of real-time properties of distributed programs
A temporal logic over partial orders for analysis of real-ti...
收藏 引用
1991 IEEE Region 10 International Conference on EC3-Energy, computer, Communication and Control Systems, TENCON 1991
作者: Mall, R. Patnaik, L.M. Supercomputer Education and Research Centre Indian Institute of Science Dept. of Computer Science and Automation Bangalore560 012 India Supercomputer Education and Research Centre Indian Institute of Science Microprocessor Applications Laboratory Bangalore560 012 India
Temporal logic is widely acclaimed to be a highly successful tool for analyzing non-real-time properties of programs. However, a few fundamental problems arise while designing temporal logic-based-techniques to verify... 详细信息
来源: 评论
Associative memory design: Fokker-Planck formalism
Associative memory design: Fokker-Planck formalism
收藏 引用
International Joint Conference on Neural Networks (IJCNN)
作者: T.G. Venkatesh L.M. Patnaik Microprocessor Applications Laboratory Indian Institute of Science Bangalore India Microprocessor Applications Laboratory Supercomputer Education and Research Centre Department of Computer Science and Automation Indian Institute of Science Bangalore India
A design methodology for associative memory (AM) using the Fokker-Planck formalism is proposed. This method allows AM to be designed for noisy conditions by taking into account the noise level to be tolerated by the A... 详细信息
来源: 评论
Transputer-based parallel systems for performance evaluation of bidirectional associative memory
Transputer-based parallel systems for performance evaluation...
收藏 引用
International Joint Conference on Neural Networks (IJCNN)
作者: I. Mahadevan L.M. Patnaik Department of Computer Science and Automation Indian Institute of Science Bangalore India Microprocessor Applications Laboratory Supercomputer Education and Research Centre and Department of Computer Science and Automation Indian Institute of Science Bangalore India
Parallel implementation of an artificial neural network for pattern association, the bidirectional associative memory (BAM), is discussed. Transputer-based parallel architectures like the hypercube, mesh and linear ar... 详细信息
来源: 评论
Unlearning in Feed-Forward Neural Networks
Unlearning in Feed-Forward Neural Networks
收藏 引用
IEEE Region 10 International Conference TENCON
作者: T.G. Venkatesh L.M. Patnaik Department of Computer Science and Automation Indian Institute of Science Microprocessor Applications Laboratory Bangalore India Department of Computer Science and Automation Indian Institute of Science Supercomputer Education and Research Center Bangalore India
We present two algorithms for unlearning an already stored pattern in feed- forward neural networks. The proposed algorithms are modifications of the backpropagation method. The method will find applications whenever ... 详细信息
来源: 评论
Learning neural network weights using genetic algorithms-improving performance by search-space reduction
Learning neural network weights using genetic algorithms-imp...
收藏 引用
International Joint Conference on Neural Networks (IJCNN)
作者: M. Srinivas L.M. Patnaik Department of Computer Science and Automation Indian Institute of Science Bangalore India Microprocessor Applications Laboratory Supercomputer Education and Research Centre Department of Computer Science and Automation Indian Institute of Science Bangalore India
The authors present a technique for reducing the search-space of the genetic algorithm (GA) to improve its performance in searching for the globally optimal set of connection-weights. They use the notion of equivalent... 详细信息
来源: 评论
A Temporal Logic over Partial Orders for Analysis of Real-Time Properties of Distributed Programs
A Temporal Logic over Partial Orders for Analysis of Real-Ti...
收藏 引用
IEEE Region 10 International Conference TENCON
作者: R. Mall L.M. Patnaik Department of Computer Science and Automation Indian Institute of Technology Bangalore India Microprocessor Applications Laboratory and Supercomputer Education and Research Centre Indian Institute of Technology Bangalore India
Temporal logic is widely acclaimed to be a highly successful tool for analyzing non-real-time properties of programs. However, a few fundamental problems arise while designing temporal logic-based-techniques to verify... 详细信息
来源: 评论
Efficient implementation of bidirectional associative memories on the extended hypercube
Efficient implementation of bidirectional associative memori...
收藏 引用
International Joint Conference on Neural Networks (IJCNN)
作者: J.M. Kumar L.M. Patnaik Microprocessor Applications Laboratory Indian Institute of Science Supercomputer Education and Research Center Bangalore India Department of Computer Science and Automation & Supercomputer Education and Research Center Indian Institute of Science Bangalore India
Implementation of bidirectional associative memories (BAMs) on various multiprocessor topologies is discussed. Studies reveal that BAMs can be implemented efficiently on the extended hypercube (EH) topology since the ... 详细信息
来源: 评论
A parallel algorithm for logic simulation on transputer networks
A parallel algorithm for logic simulation on transputer netw...
收藏 引用
Great Lakes Symposium on VLSI
作者: S. Srinivas A. Basu A. Paulraj L.M. Patnaik Department of Electrical and Computer Engineering Concordia University Montreal QUE Canada Centre for Development of Advanced Computing Bangalore India Microprocessor Applications Laboratory Supercomputing Education and Research Center Department of Computer Science and Automation Indian Institute of Science Bangalore India
The authors present a parallel algorithm for logic simulation of VLSI circuits. It is implemented on a network of transputers connected in a ring topology. The approach is based on partitioning a functionality matrix ... 详细信息
来源: 评论
Simulated annealing-based channel routing on hypercube computers
Simulated annealing-based channel routing on hypercube compu...
收藏 引用
CSI/IEEE International Symposium on VLSI Design
作者: R. Mall L.M. Patnaik S. Raman Department of Computer Science and Automation Indian Institute of Science Bangalore India Department of Computer Science and Automation Mircroprocessor Applications Laboratory Supercomputer Education and Research Centre Indian Institute of Science Bangalore India Department of Electrical and Computer Engineering and Coordinated Science Laboratory University of Illinois Urbana-Champaign IL USA
Many times, routing of signal nets in the layout design of VLSI circuits turns out to be a bottleneck in designing complex chips, due to the inherent compute-intensive nature of this task. Parallel processing of the r... 详细信息
来源: 评论