Receiver operating characteristics (ROC) has been widely used as a performance evaluation tool to measure effectiveness of medical modalities. It is derived from a standard detection theory with false alarm and detect...
详细信息
Receiver operating characteristics (ROC) has been widely used as a performance evaluation tool to measure effectiveness of medical modalities. It is derived from a standard detection theory with false alarm and detection power interpreted as false positive (FP) and true positive (TP) respectively in terms of medical diagnosis. The ROC curve is plotted based on TP versus FP via hard decisions. This paper presents a three dimensional (3D) ROC analysis which extends the traditional two-dimensional (2D) ROC analysis by including a threshold parameter in a third dimension resulting from soft decisions, (SD). As a result, a 3D ROC curve can be plotted based on three parameters, TP, FP and SD. By virtue of such a 3D ROC curve three two-dimensional (2D) ROC curves can be derived, one of which is the traditional 2D ROC curve of TP versus FP with SD reduced to hard decision. In order to illustrate its utility in medical diagnosis, its application to magnetic resonance (MR) image classification is demonstrated
Orthogonal frequency division multiplexing isconsidered to be an appealing modulation technique for high-speed wireless communication systems owing to its spectral efficiency and robustness against multipath fading. H...
详细信息
Phase noise may be regarded as the most severe cause of performance degradation in OFDM systems. Hot-carriers (HCs), found in the CMOS synchronization circuits, are highmobility charge carriers that degrade the MOSFET...
详细信息
In this paper, we propose a scheme intended for low bit-rate motion-compensated interpolation to improve the quality of low bit-rate video encoded in conjunction with the frame dropping technique. We develop a two-mod...
详细信息
In this paper, wavelets as signalprocessing tools are used to analyze the acceleration data acquired at the cylinder head for the detection and characterization of combustion malfunctions in multi-cylinder industrial...
详细信息
In this paper, the cyclostationarity of over-sampled signal in orthogonal frequency division multiplexing (OFDM) communication systems is studied. A blind symbol timing and carrier frequency offset estimation algorith...
详细信息
In this paper, an efficient VLSI architecture for the computation of the convolution-based discrete wavelet transform (DWT) is presented. The proposed architecture employing two processing elements and a single buffer...
详细信息
In this paper, we propose a scheme intended for low bit-rate motion-compensated interpolation to improve the quality of low bit-rate video encoded in conjunction with the frame dropping technique. We develop a two-mod...
详细信息
In this paper, we propose a scheme intended for low bit-rate motion-compensated interpolation to improve the quality of low bit-rate video encoded in conjunction with the frame dropping technique. We develop a two-mode interpolation errors concealment (TMIEC) MCI scheme, which exploits the block-based motion vector field available to the decoder and which can work well in both smooth regions and edge regions. Simulation results demonstrate that, with the help of a gradient estimator, TMIEC results in a better subjective quality and objective quality compared to previously proposed schemes.
We present a framework for the systematic analysis of video encoding complexity, measured in terms of the number of motion estimation (ME) computations, that we illustrate on motion compensated wavelet video coding sc...
详细信息
An efficient VLSI architecture for the computation of the convolution-based discrete wavelet transform (DWT) is presented. The proposed architecture, employing two processing elements and a single buffer in a pipeline...
详细信息
An efficient VLSI architecture for the computation of the convolution-based discrete wavelet transform (DWT) is presented. The proposed architecture, employing two processing elements and a single buffer in a pipeline mode, enhances the processing time by appropriately decomposing the overall computations and distributing them equally between the two processing elements. The data flow, both within and between the processing elements, is streamlined, making use of the buffer and employing multiple input data paths within the processing elements. The parallelism of operations carried out by the computational blocks in each processing element is made more effective by equalizing the data paths used in these blocks. HSPICE and Verilog simulation results are presented to show that a circuit, whose design is based on the proposed architecture, is, in comparison with other existing architectures, fast and efficient for DWT computation, with a modest decrease in the area.
暂无评论