Presents the first on-line BIST and BIST-based diagnostic approach for the programmable interconnect resources in FPGAs. This interconnect BIST is used in the roving STARs approach. The technique provides a complete B...
详细信息
ISBN:
(纸本)0769512909
Presents the first on-line BIST and BIST-based diagnostic approach for the programmable interconnect resources in FPGAs. This interconnect BIST is used in the roving STARs approach. The technique provides a complete BIST of the programmable interconnect followed by high-resolution diagnostics to support reconfiguration around the fault for fault-tolerant applications. We have successfully implemented this BIST approach on the ORCA 2C series FPGA and present the results of testing and diagnosing known defective FPGAs.
This paper presents an integrated approach to hardware software co-synthesis and HLS for design of low-power embedded systems. The main motivation for this work is that fine trade-offs between latency and power can be...
详细信息
ISBN:
(纸本)0769509932
This paper presents an integrated approach to hardware software co-synthesis and HLS for design of low-power embedded systems. The main motivation for this work is that fine trade-offs between latency and power can be explored at the system level only with a detailed knowledge of used hardware resources. Integrated method was realized as a simulated annealing based solution-space exploration. Exploration is guided by Performance Models, that exactly capture the relationship between performances i.e. power consumption and latency and design decisions i.e. binding and scheduling. The proposed approach permits nor only a more accurate latency and power estimation but also the exposure of RTL-level design decisions at the system level. As a result, more effective power-latency trade-offs are possible during co-synthesis as compared to traditional task-level methods.
作者:
A. DoboliVLSI Systems Design Laboratory
Department of Electrical and Computer Engineering State University of New York (SUNY) at Stony Brook Stony Brook NY
We present an integrated approach to on-line FPGA testing, diagnosis and fault tolerance, to be used in high-reliability and high-availability hardware. The testing and diagnostic process takes place in Self-Testing A...
详细信息
ISBN:
(纸本)0769511805
We present an integrated approach to on-line FPGA testing, diagnosis and fault tolerance, to be used in high-reliability and high-availability hardware. The testing and diagnostic process takes place in Self-Testing AReas (STARs) of the FPGA, without disturbing the normal system operation. The entire chip is tested by roving the STARs across the FPGA. Our approach guarantees complete testing of both logic cells and interconnect with maximum diagnostic resolution. Our multi-level fault-tolerant technique allows using partially defective logic and routing resources for normal operation, providing longer mission life in the presence of faults. In addition, our dynamic fault-tolerant method ensures that spare resources are always present in the neighborhood of the located fault, thus simplifying fault-bypassing. Our complete method has been successfully implemented and demonstrated on the ORCA 2CA series FPGAs from Lucent Technologies.
This paper describes a new technique for timing synchronization in orthogonal frequency domain multiplexing (OFDM) transceiver systems. The proposed technique is based on non-synchronized sampling rate and no pilot is...
详细信息
A rail-to-rail, constant-g/sub m/, 1-volt only, full-CMOS opamp is presented. The opamp has a complementary PMOS/bulk-driven input stage with a feedback circuit to equalize g/sub m/, and a class AB output stage, which...
详细信息
A rail-to-rail, constant-g/sub m/, 1-volt only, full-CMOS opamp is presented. The opamp has a complementary PMOS/bulk-driven input stage with a feedback circuit to equalize g/sub m/, and a class AB output stage, which provide input and output rail-to-rail operation. HSPICE simulations are performed using BSIM 3.3 models of a 0.8 /spl mu/m CMOS process. This opamp has a DC gain of 45.1 dB, unity-gain bandwidth of 1.7 MHz, and phase margin of 63.4/spl deg/.
This paper describes a new technique for timing synchronization in orthogonal frequency domain multiplexing (OFDM) transceiver systems. The proposed technique is based on non-synchronized sampling rate and no pilot is...
详细信息
This paper describes a new technique for timing synchronization in orthogonal frequency domain multiplexing (OFDM) transceiver systems. The proposed technique is based on non-synchronized sampling rate and no pilot is required to be transmitted. Therefore the transmission capacity is increased. The proposed algorithm employs the angles of the received symbols in the OFDM subchannels and provides a computationally efficient technique for estimation of the timing error. An equivalent state space model is also derived for timing error and then Kalman filtering method is exploited for tracking purposes. The proposed technique is very robust, particularly under low signal to noise ratio conditions and has been verified by means of computer simulations.
An algorithmic method for power amplifier design named "SPICE-Smith chart" is introduced and is proved to be accurate and fast. A 900 MHz CMOS fully differential class E PA is designed in a 0.8-μm CMOS proc...
详细信息
An algorithmic method for power amplifier design named "SPICE-Smith chart" is introduced and is proved to be accurate and fast. A 900 MHz CMOS fully differential class E PA is designed in a 0.8-µm CMOS ...
详细信息
An algorithmic method for power amplifier design named "SPICE-Smith chart" is introduced and is proved to be accurate and fast. A 900 MHz CMOS fully differential class E PA is designed in a 0.8-µm CMOS process by using this method. This PA has controllable output power in the range of 20-3OdBm with steps of no more than 2.5dB and its maximum PAE is 55%. The output power is controlled by varying the supply voltage of the PA. A Δ-modulated switching power supply, which uses a programmable capacitance array (PCA), is designed to control the supply voltage of the PA.
Serial ports are used in different equipment and in integrated circuits for data transfer. In this paper, three different types of serial ports are introduced, and then their design, simulation and synthesis on differ...
详细信息
Serial ports are used in different equipment and in integrated circuits for data transfer. In this paper, three different types of serial ports are introduced, and then their design, simulation and synthesis on different vlsi technologies are described.
暂无评论