咨询与建议

限定检索结果

文献类型

  • 6 篇 会议
  • 1 篇 期刊文献

馆藏范围

  • 7 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 3 篇 工学
    • 1 篇 光学工程
    • 1 篇 电气工程
    • 1 篇 信息与通信工程
    • 1 篇 计算机科学与技术...
    • 1 篇 软件工程
  • 1 篇 理学
    • 1 篇 数学

主题

  • 3 篇 decoding
  • 2 篇 video coding
  • 2 篇 real-time system...
  • 1 篇 self-aware
  • 1 篇 imaging systems
  • 1 篇 computer archite...
  • 1 篇 embedded systems
  • 1 篇 autonomous syste...
  • 1 篇 robots
  • 1 篇 computational mo...
  • 1 篇 syntactics
  • 1 篇 robot sensing sy...
  • 1 篇 workstations
  • 1 篇 algorithm design...
  • 1 篇 static var compe...
  • 1 篇 analytical model...
  • 1 篇 image processing
  • 1 篇 entropy
  • 1 篇 context
  • 1 篇 data collection

机构

  • 1 篇 the 2010 bt gord...
  • 1 篇 university of te...
  • 1 篇 fraunhofer insti...
  • 1 篇 fraunhofer insti...
  • 1 篇 image processing...
  • 1 篇 embedded systems...
  • 1 篇 image processing...
  • 1 篇 the 2011 ieee tr...
  • 1 篇 the 2010 2016 an...
  • 1 篇 image processing...

作者

  • 2 篇 benno stabernack
  • 2 篇 jens brandenburg
  • 1 篇 yao xin
  • 1 篇 rinner bernhard
  • 1 篇 regazzoni carlo ...
  • 1 篇 ben juurlink
  • 1 篇 rosenberger maik
  • 1 篇 dutt nikil
  • 1 篇 chi ching chi
  • 1 篇 benjamin bross
  • 1 篇 linß gerhard
  • 1 篇 valeri george
  • 1 篇 detlev marpe
  • 1 篇 tobias mayer
  • 1 篇 brandenburg jens
  • 1 篇 jan hahlbeck
  • 1 篇 schellhorn mathi...
  • 1 篇 schwannecke hans...
  • 1 篇 stabernack benno
  • 1 篇 paolo meloni

语言

  • 7 篇 英文
检索条件"机构=Image Processing on Embedded Systems"
7 条 记 录,以下是1-10 订阅
排序:
Session 1: image processing on embedded systems
Session 1: Image processing on embedded systems
收藏 引用
Conference on Design and Architectures for Signal and image processing
作者: Paolo Meloni Image Processing on Embedded Systems University of Cagliari IT
image processing algorithms in today electronics market pose the need for increasing computation capabilities at a limited power budget. Modern applications in the robotics and cyber-physical systems domains require i... 详细信息
来源: 评论
Memory access analysis and optimization of a parallel H.264/SVC decoder for an embedded multi-core platform
Memory access analysis and optimization of a parallel H.264/...
收藏 引用
2013 7th Conference on Design and Architectures for Signal and image processing, DASIP 2013
作者: Brandenburg, Jens Stabernack, Benno Fraunhofer Institute for Telecommunications Image Processing Department Embedded Systems Group Einsteinufer 37 10587 Berlin Germany
HW/SW co-design and optimization requires an in-depth performance and bottleneck analysis of the developed system. Due to the increasing gap between the performance of the processing elements and the memory subsystem ... 详细信息
来源: 评论
High speed embedded imaging architectures for multichannel imaging
High speed embedded imaging architectures for multichannel i...
收藏 引用
Imaging systems and Applications, ISA 2013
作者: Schwannecke, Hans-Christian Rosenberger, Maik Schellhorn, Mathias Linß, Gerhard University of Technology Ilmenau Department Quality assurance and Industrial Image Processing Embedded Systems Group Gustav Kirchhoff Platz 2 98693 Ilmenau Germany
Multichannel imaging is a key technology for new application fields. Therefore a new parallel image processing architecture was designed. The new platform allows fast processing speed and solves problems in multispect... 详细信息
来源: 评论
A 4k capable FPGA based high throughput binary arithmetic decoder for H.265/MPEG-HEVC
A 4k capable FPGA based high throughput binary arithmetic de...
收藏 引用
IEEE International Conference on Consumer Electronics - Berlin (ICCE-Berlin)
作者: Jan Hahlbeck Benno Stabernack Image Processing Department Embedded Systems Group Berlin Germany
High Efficiency Video Coding (HEVC) is the newest video coding standard approved by the ISO/IEC and ITU-T in January 2013. By providing a video coding efficiency gain of up to 50% compared to its predecessor H.264/MPE... 详细信息
来源: 评论
HEVC performance and complexity for 4K video
HEVC performance and complexity for 4K video
收藏 引用
IEEE International Conference on Consumer Electronics - Berlin (ICCE-Berlin)
作者: Benjamin Bross Valeri George Mauricio Alvarez-Mesa Tobias Mayer Chi Ching Chi Jens Brandenburg Thomas Schierl Detlev Marpe Ben Juurlink Image Processing Department Fraunhofer HHI Berlin Germany Embedded Systems Architecture Group Technical University of Berlin Berlin Germany
The recently finalized High-Efficiency Video Coding (HEVC) standard was jointly developed by the ITU-T Video Coding Experts Group (VCEG) and the ISO/IEC Moving Picture Experts Group (MPEG) to improve the compression p... 详细信息
来源: 评论
Memory access analysis and optimization of a parallel H.264/SVC decoder for an embedded multi-core platform
Memory access analysis and optimization of a parallel H.264/...
收藏 引用
Conference on Design and Architectures for Signal and image processing
作者: Jens Brandenburg Benno Stabernack Fraunhofer Institute for Telecommunications Heinrich Hertz Institute Image Processing Department Embedded Systems Group Einsteinufer 37 10587 Berlin Germany
HW/SW co-design and optimization requires an in-depth performance and bottleneck analysis of the developed system. Due to the increasing gap between the performance of the processing elements and the memory subsystem ... 详细信息
来源: 评论
Self-Awareness for Autonomous systems
收藏 引用
PROCEEDINGS OF THE IEEE 2020年 第7期108卷 971-975页
作者: Dutt, Nikil Regazzoni, Carlo S. Rinner, Bernhard Yao, Xin Nikil Dutt (Fellow IEEE) received the Ph.D. degree from the University of Illinois at Urbana–Champaign Champaign IL USA in 1989.""He is currently a Distinguished Professor of computer science (CS) cognitive sciences and electrical engineering and computer sciences (EECS) with the University of California at Irvine Irvine CA USA. He is a coauthor of seven books. His research interests include embedded systems electronic design automation (EDA) computer architecture distributed systems healthcare Internet of Things (IoT) and brain-inspired architectures and computing.""Dr. Dutt is a Fellow of ACM. He was a recipient of the IFIP Silver Core Award. He has received numerous best paper awards. He serves as the Steering Committee Chair of the IEEE/ACM Embedded Systems Week (ESWEEK). He is also on the steering organizing and program committees of several premier EDA and embedded system design conferences and workshops. He has served on the Editorial Boards for the IEEE Transactions on Very Large Scale Integration (VLSI) Systems and the ACM Transactions on Embedded Computing Systems and also previously served as the Editor-in-Chief (EiC) for the ACM Transactions on Design Automation of Electronic Systems. He served on the Advisory Boards of the IEEE Embedded Systems Letters the ACM Special Interest Group on Embedded Systems the ACM Special Interest Group on Design Automationt and the ACM Transactions on Embedded Computing Systems. Carlo S. Regazzoni (Senior Member IEEE) received the M.S. and Ph.D. degrees in electronic and telecommunications engineering from the University of Genoa Genoa Italy in 1987 and 1992 respectively.""He is currently a Full Professor of cognitive telecommunications systems with the Department of Electrical Electronics and Telecommunication Engineering and Naval Architecture (DITEN) University of Genoa and a Co-Ordinator of the Joint Doctorate on Interactive and Cognitive Environments (JDICE) international Ph.D. course started initially as EU Erasmus Mundus Project and
Autonomous systems are able to make decisions and potentially take actions without direct human intervention, which requires some knowledge about the system and its environment as well as goal-oriented reasoning. In c... 详细信息
来源: 评论