检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

398 篇 会议
213 篇 期刊文献

馆藏范围

611 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

417 篇 工学
- 263 篇 电子科学与技术（可...
- 137 篇 材料科学与工程（可...
- 78 篇 电气工程
- 71 篇 计算机科学与技术...
- 56 篇 化学工程与技术
- 27 篇 信息与通信工程
- 25 篇 光学工程
- 25 篇 仪器科学与技术
- 19 篇 冶金工程
- 19 篇 动力工程及工程热...
- 19 篇 控制科学与工程
- 18 篇 软件工程
- 15 篇 机械工程
- 8 篇 生物工程
- 7 篇 力学（可授工学、理...
- 7 篇 生物医学工程（可授...
- 5 篇 纺织科学与工程
- 4 篇 核科学与技术
- 4 篇 环境科学与工程（可...
- 4 篇 安全科学与工程
154 篇 理学
- 115 篇 物理学
- 54 篇 化学
- 24 篇 数学
- 9 篇 生物学
- 7 篇 统计学（可授理学、...
- 5 篇 系统科学
- 4 篇 大气科学
32 篇 管理学
- 26 篇 管理科学与工程(可...
- 5 篇 图书情报与档案管...
3 篇 医学
2 篇 经济学
2 篇 法学
2 篇 军事学
1 篇 艺术学

主题

34 篇 logic gates
28 篇 microelectronics
25 篇 switches
20 篇 silicon
18 篇 clocks
17 篇 degradation
17 篇 cmos technology
16 篇 capacitors
15 篇 simulation
15 篇 performance eval...
14 篇 transistors
12 篇 threshold voltag...
12 篇 temperature meas...
12 篇 graphene
12 篇 electrodes
12 篇 mosfets
11 篇 power demand
11 篇 voltage measurem...
10 篇 voltage
10 篇 stress

机构

230 篇 key laboratory o...
55 篇 university of ch...
39 篇 key laboratory o...
23 篇 key laboratory o...
22 篇 key laboratory o...
16 篇 key laboratory o...
13 篇 key laboratory o...
12 篇 department of el...
12 篇 institute of mic...
11 篇 key laboratory o...
11 篇 peking universit...
11 篇 school of inform...
10 篇 school of softwa...
9 篇 department of el...
9 篇 high-frequency h...
9 篇 laboratory of mi...
8 篇 peking universit...
8 篇 frontier institu...
8 篇 key laboratory o...
8 篇 key laboratory o...

作者

86 篇 ru huang
68 篇 yuan wang
67 篇 xing zhang
43 篇 song jia
27 篇 ming li
27 篇 wengao lu
26 篇 zhongjian chen
25 篇 ming liu
23 篇 yacong zhang
23 篇 wang yuan
22 篇 qi liu
21 篇 ganggang zhang
21 篇 jia song
20 篇 liu ming
19 篇 huailin liao
18 篇 qianqian huang
18 篇 runsheng wang
18 篇 zhang xing
17 篇 xia an
16 篇 xiaoyan liu

语言

583 篇 英文
21 篇 中文
5 篇 其他
2 篇 法文

检索条件"机构=Institute of Microelectronics and Key Laboratory of Microelectronic Devices and Circuits"

共 611 条记录，以下是491-500 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Two Effective Single-Loop High-Performance Sigma-Delta Modulators Based on 0.13μm CMOS

Two Effective Single-Loop High-Performance Sigma-Delta Modul...

引用

2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology(第十届固态和集成电路技术国际会议 ICSICT-2010)

作者： Hongyi Li Yuan Wang Song Jia Xing Zhang Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing China

In this paper, two high-resolution medium-bandwidth single-loop 4th-order single-bit sigma-delta modulators using a feed-forward and a feedback topology respectively are implemented in 0.13μm CMOS technology. The oversampling ratio is 50 with 312.5kHz input bandwidth, 14.66-bit and 16.62-bit resolution have been reached. The two circuits each consume about 8-mW from a single 1.2V supply voltage. After simulation, under the same circuit conditions, feedback structure gives better performance than feed-forward one. The experiment result could be a useful reference for the topology choice.

关键词： sigma-delta modulator switch-capacitor (SC) integrator feedback topology feed-forward topology high-resolution

来源：评论

学校读者我要写书评

暂无评论

A clock and data recovery circuit for 3.125Gb/s RapidIO SerDes

A clock and data recovery circuit for 3.125Gb/s RapidIO SerD...

引用

IEEE Conference on Electron devices and Solid-State circuits

作者： Zhao Zhihui Wang Yuan Zhao Junlei Yang Hailing Jia Song Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing China

This work presents a low-power low-cost CDR design for RapidIO SerDes. The design is based on phase interpolator, which is controlled by a synthesized standard cell digital block. Half-rate architecture is adopted to lessen the problems in routing high speed clocks and reduce power. An improved half rate bang-bang phase detector is presented to assure the stability of the system. Moreover, the paper proposes a simplified control scheme for the phase interpolator to further reduce power and cost. The CDR takes an area of less than 0.05 m m 2 , and post simulation shows that the CDR has a RMS jitter of UI pp /32 (11.4 ps @3.125GBaud) and consumes 9.5 mW at 3.125 GBaud.

关键词： Bandwidth Clocks Jitter

来源：评论

学校读者我要写书评

暂无评论

Simulation of line-edge roughness effects in silicon nanowire MOSFETs

Simulation of line-edge roughness effects in silicon nanowir...

引用

International Conference on Simulation of Semiconductor Processes and devices (SISPAD)

作者： Tao Yu Runsheng Wang Ru Huang Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing China

In this paper, the effects of nanowire (NW) line-edge roughness (LER) in gate-all-around (GAA) silicon nanowire MOSFETs (SNWTs) are investigated by 3-D statistical simulation in terms of both performance variation and mean value degradation. A physical model is developed for NW LER induced performance degradation in SNWTs for the first time. The results indicate large performance mean value degradations due to NW LER in SNWTs. However, the LER induced parameter variation is still acceptable. In addition, as the LER correlation length (Λ) scales beyond the gate length, new distribution of performance parameters is observed, which has dual-peaks rather than single in conventional Gaussian distribution. The optimization for NW LER parameters is given for SNWT design as well.

关键词： Logic gates Degradation Silicon Performance evaluation MOSFETs Integrated circuit modeling Solid modeling

来源：评论

学校读者我要写书评

暂无评论

A 14-bit 300MHz pipelined DEM DAC with enhanced dynamic linearity

A 14-bit 300MHz pipelined DEM DAC with enhanced dynamic line...

引用

Asia Pacific Conference on Postgraduate Research in microelectronics & Electronics (PrimeAsia)

作者： Zhao Junlei Wang Yuan Zhao Zhihui Jia Song Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing China

This paper presents a 14-bit digital-to-analog converter (DAC) with pipelined dynamic element matching to eliminate signal-dependent distortions and achieve good linearity at high sampling frequencies. A return-to-zero output stage is developed to enhance the dynamic linearity and increase the output impedance of current sources. And a novel current source array is employed to eliminate systematic and graded errors. The spurious-free dynamic range is 80.9dB at 312MS/s with a 150MHz input. The DAC is implemented in a 0.13-μm CMOS process, and consumes 48mW at 1.2-V power supply and 312MS/s.

关键词： Arrays Linearity Impedance Switches Encoding Systematics CMOS integrated circuits

来源：评论

学校读者我要写书评

暂无评论

Cascade 2–2 sigma-delta modulators for wideband high-resolution applications

Cascade 2–2 sigma-delta modulators for wideband high-resolu...

引用

Asia Pacific Conference on Postgraduate Research in microelectronics & Electronics (PrimeAsia)

作者： Hongyi Li Yuan Wang Song Jia Xing Zhang Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing China

In this paper, several techniques which relax circuit requirements of building blocks are presented to effectively realize wideband high-resolution cascade sigma-delta modulator. Three cascade structures have been proposed in this paper. First, a MASH 2-2 with feed-forward topology in both stages has been explained to obtain low-distortion property and remove subtraction Second, a flexible SMASH 2-2 has been proposed to choose appropriate coefficients for different requirements. Third, a SMASH 2-2 with feed-forward quantization noise self-coupled structure has been displayed to cancel quantization error of the preceding stage totally. Detailed simulation results and comparisons demonstrate the performance of these topologies.

关键词： Multi-stage noise shaping Modulation Quantization Topology Noise Digital filters Bandwidth

来源：评论

学校读者我要写书评

暂无评论

Study of LDMOS-SCR: A High Voltage ESD Protection Device

Study of LDMOS-SCR: A High Voltage ESD Protection Device

引用

2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology(第十届固态和集成电路技术国际会议 ICSICT-2010)

作者： Peng Zhang Yuan Wang Song Jia Xing Zhang Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing 100871 China

A novel LDMOS-SCR device for electrostatic discharge protection of power device is presented. The device is able to be fabricated in SOI 40V LDMOS process without any extra mask. Due to the new structure, a proper and... 详细信息

ISBN: (纸本)9781424457977

关键词： electrostatic discharge protection triggering voltage HEAT DISSIPATION High Voltage energy component LDMOS

来源：评论

学校读者我要写书评

暂无评论

Predictive Modeling of Capacitance and Resistance in Gate-all-around Cylindrical Nanowire MOSFETs for Parasitic Design Optimization

Predictive Modeling of Capacitance and Resistance in Gate-al...

引用

2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology(第十届固态和集成电路技术国际会议 ICSICT-2010)

作者： Qiumin Xu Jibin Zou Jieyin Luo Runsheng Wang Ru Huang Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing 100871 China

ISBN: (纸本)9781424457977

This paper presents a predictive electrostatic capacitance and resistance compact model of multiple gate MOSFET with cylindrical conducting channels, taking into account parasitic effects, quantum confinement and quasi-ballistic effects. The model incorporates the dependence of channel length, gate height and width, gate-to-contact spacing, nanowire size, multiple channels, as well as 1-D ultra-narrow source/drain extension (SDE) doping profile. The proposed non-iterative electrostatic model is successfully verified, and can be used to predict nanowire-based circuit performance. Based on the analytical model, we can further examine which parasitic components are affecting the delay. Results revealed that Qside. Cof, Rsd RQ are dominant factors and should be treated as a major design concern. Among all the parameters, Lsd Tg and Ndop are essentially important in parasitic design optimization. By selectively modifying these parameters, parasitic effect is evidently reduced.

关键词： Quantum capacitance Logic gates Delay Resistance Solid modeling Analytical models

来源：评论

学校读者我要写书评

暂无评论

Impacts of Diameter-Dependent Annealing on S/D Extension Random Dopant Fluctuations in Silicon Nanowire MOSFETs

Impacts of Diameter-Dependent Annealing on S/D Extension Ran...

引用

2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology(第十届固态和集成电路技术国际会议 ICSICT-2010)

作者： Tao Yu Runsheng Wang Wei Ding Ru Huang Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University Beijing 100871 China

ISBN: (纸本)9781424457977

In this paper, the impacts of diameter-dependent annealing (DDA) effect on nanowire S/D extension random dopant fluctuations (SDE-RDF) in silicon nanowire MOSFETs (SNWTs) are investigated, in terms of electrostatic properties, source/drain series resistance (RSD), and driving current. The SDE-RDF induced variations of threshold voltage (Vth) and DIBL in SNWTs with different diameters are found to be modest and decrease as the diameters down-scale. However, SDE-RDF induced RSd variation in SNWTs is enhanced by abnormal DDA effects, which aggravates the drive current variations with the downscaling of SNWT diameter. The results also show that Vth is the dominant factor in ON/OFF current ratio variation while RSd dominates that of ON current. The tradeoff between RSd and Vth dominant current variations is discussed to give some guidelines for SDE-RDF-aware design in SNWTs.

关键词： Nanowire Diameter drive current digital differential analyzers bis(p-chlorophenyl)acetic acid annealing Silicon VOLTAGE Random

来源：评论

学校读者我要写书评

暂无评论

Pulse Voltage Dependent Resistive Switching Behaviors of HfO2-Based RRAM

Pulse Voltage Dependent Resistive Switching Behaviors of HfO...

引用

2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology(第十届固态和集成电路技术国际会议 ICSICT-2010)

作者： Bin Gao Bing Chen Yuansha Chen Lifeng Liu Xiaoyan Liu Ruqi Han Jinfeng Kang Institute of Microelectronics Peking University & Key Laboratory of Microelectronic Devices and Circuits Ministry of Education Beijing 100871 China

Voltage pulse dependent resistive switching behavior during SET process in HfO2-based RRAM device is investigated. When a resistor is connected in series to RRAM during the SET process, the resistance uniformity can be improved. Voltage pulse controlled resistance states were observed. This behavior may provide the new application with the new function circuits.

关键词： Resistance Voltage control Switches Resistors Tin Process control

来源：评论

学校读者我要写书评

暂无评论

A low-noise interface circuit for MEMS vibratory gyroscope

A low-noise interface circuit for MEMS vibratory gyroscope

引用

2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology

作者： Fang, Ran Lu, Wengao Liu, Chang Chen, Zhongjian Ju, Yuan Wang, Guannan Ji, Lijiu Yu, Dunshan Key Laboratory of Microelectronic Devices and Circuit Department of Microelectronics Peking University Beijing 100871 China School of Electrical and Computer Engineering Georgia Institute of Technology Atlanta GA 30332 United States

ISBN: (纸本)9781424457984

A CMOS ASIC has been designed and implemented for readout and control of MEMS vibratory gyroscopes. A low noise design is achieved by using the technique of sinusoidal chopper stabilization with a chopping frequency of 2MHz, which will effectively suppress the low frequency noise. A closed loop control method in driving mode is presented. The Chip is fabricated in a 0.35μm standard CMOS process with an area of 2.5×2.5mm2. The test is performed with a vibratory gyroscope on the condition of closed-loop control, and the measurement result shows a detecting resolution of 6aF in 100Hz bandwidth from a single 5V supply. ©2010 IEEE.

关键词： Timing circuits

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共62页 << < 46 47 48 49 50 51 52 53 54 55 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：