检索结果-内蒙古大学图书馆

Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors

Science China(Information Sciences) 2020年第10期63卷 288-290页

作者： Xiaoqiao DONG Ming LI Wanrong ZHANG Yuancheng YANG Gong CHEN Shuang SUN Jianing WANG Xiaoyan XU Xia AN Key Laboratory of Microelectronic Devices and Circuits Institute of MicroelectronicsPeking University Faculty of Information Technology Beijing University of Technology

Dear editor,With the development of VLSI technology,gateall-around (GAA) silicon nano wire transistor(SNWT) has emerged as one of the most potential candidates for ultimately scaled CMOS devices at the end of the technology *** pioneering research studies have demonstrated super scalability and high performance with GAA SNWT [1-3].Whereas,in the practical fabrica-

关键词： gate-all-around nanowire effective gate length effective model asymmetrical

来源：评论

学校读者我要写书评

暂无评论

A novel tunnel FET design through hybrid modulation with optimized subthreshold characteristics and high drive capability

引用

Science China(Information Sciences) 2020年第2期63卷 245-247页

作者： Yang ZHAO Qianqian HUANG Ru HUANG Key Laboratory of Microelectronic Devices and Circuits (MOE) Institute of Microelectronics Peking University National Key Laboratory of Science and Technology on Micro/Nano Fabrication Peking University

Dear editor,As CMOS technology scaling down, the reduction of supply voltage and power consumption becomes extremely difficult due to the subthreshold swing(SS) limitation (60 m V/dec) at room *** FET (TFET) with band-to-band tunneling (BTBT) mechanism is regarded as one of the most promising emerging low-power devices due to its sub-60 m V/dec SS and ultra-low off-current

关键词： A novel tunnel FET design through hybrid modulation with optimized subthreshold characteristics and high drive capability FET

来源：评论

学校读者我要写书评

暂无评论

Microscopic mechanism of imprint in hafnium oxide-based ferroelectrics

引用

Nano Research 2022年第4期15卷 3667-3674页

作者： Peng Yuan Ge-Qi Mao Yan Cheng Kan-Hao Xue Yunzhe Zheng Yang Yang Pengfei Jiang Yannan Xu Yuan Wang Yuhao Wang Yaxin Ding Yuting Chen Zhiwei Dang Lu Tai Tiancheng Gong Qing Luo Xiangshui Miao Qi Liu Key Laboratory of Microelectronic Devices and Integrated Technology Institute of MicroelectronicsChinese Academy of SciencesNo.3Beitucheng West RoadBeijing 100029China University of Chinese Academy of Sciences 19 Yuquan RoadBeijing 100049China School of Integrated Circuits School of Optical and Electronic InformationHuazhong University of Science and Technology1037 Luoyu RoadWuhan 430074China Key Laboratory of Polar Materials and Devices(MOE) Department of ElectronicsEast China Normal University100 Guilin RoadShanghai 430079China Department of Mathematics and Theories Peng Cheng LaboratoryNo.2Xingke 1st StreetShenzhen 518055China

Hafnia-based ferroelectrics have greatly revived the field of ferroelectric memory(FeRAM),but certain reliability issues must be satisfactorily resolved before they can be widely applied in commercial *** particular,the imprint phenomenon severely jeopardizes the read-out reliability in hafnia-based ferroelectric capacitors,but its origin remains unclear,which hinders the development of its recovery *** this work,we have systematically investigated the imprint mechanism in TiN/Hf_(0.5)Zr_(0.5)O_(2)(HZO)/TiN ferroelectric capacitors using experiments and first-principles *** is shown that carrier injection-induced charged oxygen vacancies are at the heart of imprint in HZO,where other mechanisms such as domain pinning and dead layer are less *** imprint model based on electron de-trapping from oxygen vacancy sites has been proposed that can satisfactorily explain several experimental facts such as the strong asymmetric imprint,leakage current variation,and so *** on this model,an effective imprint recovery method has been proposed,which utilizes unipolar rather than bipolar voltage *** remarkable recovery performances demonstrate the prospect of improved device reliability in hafnia-based FeRAM devices.

关键词： hafnia-based ferroelectric imprint build-in electric field oxygen vacancy recovery

来源：评论

学校读者我要写书评

暂无评论

Investigation of Electrical Characteristics on Morphotropic Phase Boundary of Hf1-xZrxO2 for Dynamic Random Access Memories

Investigation of Electrical Characteristics on Morphotropic ...

引用

China Semiconductor Technology International Conference (CSTIC)

作者： Kun Zhong Huaxiang Yin Zhaohao Zhang Fan Zhang Key Laboratory of Microelectronics Devices and Integrated Technology Institute of Microelectronics of Chinese Academy of Sciences Beijing China School of Integrated Circuits University of Chinese Academy of Sciences Beijing China Xidian University Key Laboratory of Wide Bandgap Semiconductor Materials

This paper investigates the properties of different Zr compositions in $\mathrm{H}\mathrm{f}_{1-\mathrm{x}}\mathrm{Z}\mathrm{r}_{\mathrm{x}}\mathrm{O}_{2}$ films. Due to the morphotropic phase boundary (MPB) between the orthorhombic ferroelectric phase and the tetragonal anti-ferroelectric phase, a maximum $\kappa$ value of 55 was obtained for 9 nm $\mathrm{H}\mathrm{f}_{0.4}\mathrm{Z}\mathrm{r}_{0.6}\mathrm{O}_{2}$ films. Furthermore, the sufficiently low leakage current of the capacitors was confirmed. Finally, a promising switching endurance of up to $5\times 10^{9}$ cycles was also performed, which becomes one of the driving forces for next-generation dynamic random access memories (DRAM) cell capacitor dielectric materials.

关键词：

来源：评论

学校读者我要写书评

暂无评论

Experimental Demonstration of A CT-FeFET Array with Intrinsic Long-Short-Term Plasticity for Low-Cost Trajectory Prediction

Experimental Demonstration of A CT-FeFET Array with Intrinsi...

引用

International Electron devices Meeting (IEDM)

作者： Chao Li Jie Yu Xumeng Zhang Zhaohao Zhang Fangduo Zhu Siyuan Ouyang Pei Chen Lingli Cheng Gaobo Xu Qingzhu Zhang Huaxiang Yin Qi Liu Ming Liu State Key Laboratory of Integrated Chips and Systems Frontier Institute of Chip and System Fudan University Shanghai China Key Laboratory of Microelectronic Devices and Integrated Technology Institute of Microelectronics Chinese Academy of Sciences Beijing China Key Laboratory of Fabrication Technologies for Integrated Circuits Chinese Academy of Sciences Beijing China

ISBN: (数字)9798350365429

ISBN: (纸本)9798350365436

Trajectory prediction is a vital function in the auto-driving field, typically achieved with a long short-term memory network. Static IMC technology accelerates the computing of long-term parameters, while the execution of short-term parameters faces great buffer overhead. Inspired by the fused long-short-term synaptic plasticity in biology, here, we proposed a dynamic IMC strategy based on a charge-trapping FeFET array with intrinsic long-short-term plasticity. The long-term weights are stored in the ferroelectric domain, while the short-term weights are in-situ dynamically operated in a charge-trapping domain, eliminating the external caching process. We further demonstrated a dynamic IMC neuromorphic system built on this array for performing trajectory prediction of moving vehicles, achieving more than 1000x and 4x improvements than GPU in power consumption and memory overhead.

关键词： Performance evaluation Power demand Neuromorphics Memory management Graphics processing units Trajectory Vehicle dynamics Synapses Long short term memory FeFETs

来源：评论

学校读者我要写书评

暂无评论

First Demonstration of a Design Methodology for Highly Reliable Operation at High Temperature on 128kb 1T1C FeRAM Chip

First Demonstration of a Design Methodology for Highly Relia...

引用

Symposium on VLSI Technology

作者： Tiancheng Gong Lihua Xu Wei Wei Pengfei Jiang Peng Yuan Bowen Nie Yuanquan Huang Yuan Wang Yang Yang Jianfeng Gao Junfeng Li Jun Luo Lingfei Wang Jianguo Yang Qing Luo Ling Li Steve S. Chung Ming Liu State Key Laboratory of Fabrication Technologies for Integrated Circuits Institute of Microelectronics Chinese Academy of Sciences Beijing China Laboratory of Microelectronics Devices and Integrated Technology Institute of Microelectronics Chinese Academy of Sciences Beijing China Institute of Electronics National Yang Ming Chiao Tung University Taiwan

In achieving a reliable operation of FRAM arrays at high temperature (300K-400K), we provide an optimized operation design methodology considering the temperature effect on 128kb ITIC FRAM chip for the first time. Firstly, we found that the conventional voltage selection scheme in ITIC FRAM array is not applicable at high temperature since the P r value read by low voltage decreases at high temperature, leading to a poor yield. Then, the mechanism of P r degradation under high temperature is systematically investigated through material characterizations and electrical measurements. It was found that the increase of the internal electric field $(\mathrm{E}_{\mathrm{b}\mathrm{i}\mathrm{a}\mathrm{s}})$ caused by electron de-trapping mainly contributes to the P r degradation. Moreover, a KMC model considering $\mathrm{E}_{\mathrm{b}\mathrm{i}\mathrm{a}\mathrm{s}}$ is developed, and the optimum voltage, which can mitigate the temperature effect from 300K-400K, is predicted. This predicted voltage is finally validated on 128kb ITIC FeRAM chip, and excellent properties including non-volatile $(150^{\circ}\mathrm{C}\gt10^{6}\mathrm{s})$ and high endurance $(\gt10^{11})$ under the predicted voltage are also demonstrated.

关键词：

来源：评论

学校读者我要写书评

暂无评论

Influence of Back Gate Bias on the Hot Carrier Reliability of DSOI nMOSFET

Influence of Back Gate Bias on the Hot Carrier Reliability o...

引用

Annual International Symposium on Reliability Physics

作者： Xinyi Zhang Kewei Wang Fang Wang Jiangjiang Li Zhicheng Wu Duoli Li Bo Li Jianhui Bu Zhengsheng Han Institute of Microelectronics of Chinese Academy of Sciences Beijing China University of Chinese Academy of Sciences Beijing China Key Laboratory of Science and Technology on Silicon Devices Chinese Academy of Sciences Beijing China State key Lab of Fabrication Technologies for Integrated Circuits Institute of Microelectronics Chinese Academy of Sciences Beijing China Laboratory of Microelectronics Devices and Integrated Technology Institute of Microelectronics Chinese Academy of Sciences Beijing China

The hot carrier reliability under different back-gate bias in DSOI nMOSFET is studied. Reverse back-gate bias results in an over-all larger time exponents than the forward back-gate bias, which is attributed to the increased lateral electric field (as supported by TCAD simulation) and consequently a stronger interface state generation (related to SVE mechanisms). Such strong time acceleration is crucial for long term reliability prediction under circuit operation. The abnormal deviation among threshold voltage shift, linear/saturation drain current degradation is observed: through careful inspection of the degradation of the I- V characteristics, the competing role of the interface state generation and hot hole trapping is revealed, with a virtual channel shortening effect as supported by the increased DIBL values.

关键词： Degradation Simulation Hot carriers MOSFET circuits Logic gates Threshold voltage Interface states

来源：评论

学校读者我要写书评

暂无评论

On-Chip Incremental Learning based on Unsupervised STDP Implementation

On-Chip Incremental Learning based on Unsupervised STDP Impl...

引用

IEEE International Conference on Artificial Intelligence circuits and Systems (AICAS)

作者： Guang Chen Jian Cao Shuo Feng Zilin Wang Yi Zhong Qibin Li Xiongbo Zhao Xing Zhang Yuan Wang School of Software and Microelectronics Peking University Beijing China Key Laboratory of Microelectronic Devices and Circuits (MoE) MPW Center Peking University Beijing China School of Integrated Circuits Peking University Beijing China Beijing Aerospace Automatic Control Institute Beijing China

ISBN: (数字)9798350383638

ISBN: (纸本)9798350383645

Spiking neural network (SNN), a bio-inspired neuron network, utilizes a learning rule named spike-timing-dependent plasticity (STDP) to achieve high-performance unsupervised learning. However, it may suffer from catastrophic forgetting when the distribution of new data significantly differs from that of old data. To address this issue, an incremental learning implementation for ship classification is presented in this paper. We develop an incremental learning algorithm based on STDP and corresponding platform. A competitive SNN is built into our algorithm, and add-STDP is utilized to update the weights of network for efficient learning. To enhance learning performance, we incorporate weight decay. And to avoid catastrophic forgetting, we incorporate data replay. The corresponding learning platform consists of the FPGA Zynq 7100 and the STDP neuromorphic prototype chip, and our algorithm is executed on the chip. We evaluate the ship classification task on our platform, which demonstrates the superior potential of our on-chip implementation for incremental learning.

关键词： Incremental learning Neuromorphics Neurons Prototypes Spiking neural networks Classification algorithms System-on-chip

来源：评论

学校读者我要写书评

暂无评论

A Fully BEOL-Compatible (300°C Annealing) IGZO FeFET with Ultra-High Memory Window (10V) and Prominent Endurance (109)

A Fully BEOL-Compatible (300°C Annealing) IGZO FeFET with U...

引用

International Electron devices Meeting (IEDM)

作者： Pan Xu Pengfei Jiang Yang Yang Xueyang Peng Wei Wei Tiancheng Gong Yuan Wang Xiao Long Jiebin Niu Zhongguang Xu Chenxin Zhu Zhenhua Wu Qing Luo Ming Liu Key Laboratory of Fabrication Technologies for Integrated Circuits Chinese Academy of Sciences Beijing China Laboratory of Microelectronics Devices and Integrated Technology Institute of Microelectronics Chinese Academy of Sciences Beijing China University of Chinese Academy of Sciences Beijing China University of Science and Technology of China Hefei Anhui China

ISBN: (数字)9798350365429

ISBN: (纸本)9798350365436

HfO 2 -based FeFET paves the way for the next generation NVM thecnology, however, demands for high memory window (MW) and roubust reliability (especially the endurance) cannot be combined in the current reported devices, and the contradiction of high MW and low thermal budget (aiming for BEOL compatibility) also needs to be solved. In this work, we propose an integrated ferroelectric (FE) Hf 0.5 Zr 0.5 O 2 (HZO) and amorphous In-Ga-Zn-O (a-IGZO) channel FeFET with a maximum 10V MW and prominent endurance up to 10 9 . Workfunction (WF) engineering is utilized to regualte the intrinsic $\mathrm{V}_{\mathrm{t}}$ to improve the PGM/ERS efficiency with full-loop polarization switching, and the adopted Mo gate can effectively reduce the thermal budget to 300°C ensuring a fully BEOL compatibility. Then with O 3 -plasma treatment to the gate electrode, the introduced tunneling layer can futher improve the MW by gate charge injection. The demonstrated FeFET shows great 3-bit/cell storage ability without states overlapping, high $\mathrm{I}_{\text{on}}/\mathrm{I}_{\text{off}}$ ratio $(>10^{7})$ , as well as great linearity and high $\mathrm{G}_{\max}/\mathrm{G}_{\min}$ (286) during synaptic weight modulation.

关键词： Performance evaluation Nonvolatile memory Thermal engineering Modulation Switches Logic gates Tunneling Reliability FeFETs Next generation networking

来源：评论

学校读者我要写书评

暂无评论

Semimetallization induced Hall anomaly in doped polymers

引用

Physical Review Research 2024年第4期6卷 043180-043180页

作者： Zean Guo Jiawei Wang Mengmeng Li Yawei Lv Nianduan Lu Chong Bi Yeliang Wang Ling Li Ming Liu State Key Lab of Fabrication Technologies for Integrated Circuits Institute of Microelectronics Chinese Academy of Sciences Beijing 100029 China University of Chinese Academy of Sciences Beijing 100049 China Key Laboratory for Micro-/Nano-Optoelectronic Devices of the Ministry of Education School of Physics and Electronics Hunan University Changsha 410082 China School of Information and Electronics MIIT Key Laboratory for Low-Dimensional Quantum Structure and Devices Beijing Institute of Technology Beijing 100081 China

Hall anomaly related to deviations in Hall carrier concentrations have always been recognized as signs of charge incoherence in organic semiconductors, which lack ordered lattices. In this paper, we show that the Hall carrier concentration anomaly in doped polymers might be a result of semimetallization. Based on the observation of semimetal-like states, a dual-channel model, in which electrons and holes compensate the Hall voltages of each other, is employed to account for the anomaly. Observations of possible nonlinear Hall effect and temperature dependent Hall signs further support the origin of Hall anomaly from semimetal states.

关键词： Anomalous Hall effect Hall effect Conducting polymers Density functional theory Electron spin resonance X-ray photoelectron spectroscopy

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：