检索结果-内蒙古大学图书馆

IEEE Conference on Decision and Control

作者： Hiroshi Ito Zhong-Ping Jiang Sergey N. Dashkovskiy Björn S. Rüffer Department of Systems Design and Informatics Kyushu Institute of Technology Iizuka Japan Department of Electrical and Computer Engineering Six Metrotech Center Polytechnic Institute of New York University Brooklyn NY USA Department of Civil Engineering University of Applied Sciences Erfurt Germany Signal and System Theory Group EIM-E University of Paderborn Paderborn Germany

ISBN: (纸本)9781467320658

This paper considers nonlinear dynamical networks consisting of individually iISS (integral input-to-state stable) subsystems which are not necessarily ISS (input-to-state stable). Stability criteria for internal and external stability of the networks are developed in view of both necessity and sufficiency. For the sufficiency, we show how we can construct a Lyapunov function of the network explicitly under the assumption that a cyclic small-gain condition is satisfied. The cyclic small-gain condition is shown to be equivalent to a matrix-like condition. The two conditions and their equivalence precisely generalize some central ISS results in the literature. Moreover, the necessity of the matrix-like condition is established. The allowable number of non-ISS subsystems for stability of the network is discussed through several necessity conditions.

关键词： Lyapunov methods Stability criteria Vectors Educational institutions Nickel USA Councils Indium tin oxide

来源：评论

学校读者我要写书评

暂无评论

Using Data-Level Parallelism to Accelerate Instruction -Level Redundancy

Using Data-Level Parallelism to Accelerate Instruction -Leve...

引用

World Automation Congress

作者： Yu Hu Zhong liang Chen Xiaowei Li Key Laboratory of Computer System and Architecture Institute of Computing Technology CAS Beijing 100190 China Department of Electrical and Computer Engineering Northeastern University Boston MA 02115 USA

ISBN: (纸本)9781467344975

Instruction-level redundancy is an effective scheme to reduce the susceptibility of microprocessors to soft errors, offering high error detection and recovery capability;however, it usually incurs significant performance degradation due to resource racing. Motivated by the fact that narrow-width operands are commonly seen in applications, we exploit data-level parallelism to accelerate instruction-level redundancy. For the instructions within sphere of replication (SoR) of data-level redundancy, normal and redundant versions of the narrow-width operand of the instruction are folded into one register to share the same functional unit during execution hence alleviating resource racing. The other instructions are all protected by instructionlevel redundancy. We run SPECint2000 benchmarks on a modified version of SimpleScalar simulator, and synthesize the extra hardware to evaluate area overhead of the proposed pipeline. Experimental results show that our acceleration scheme outperforms conventional instruction-level redundancy by 13% in IPC. Besides, the extra area overhead is negligible.

关键词： Keywords Data-level redundancy Instruction-level redundancy Narrow-width value Sphere of replication

来源：评论

学校读者我要写书评

暂无评论

ℋ ∞ stabilisation of switched linear stochastic systems under dwell time constraints

引用

International Journal of Control 2012年第9期85卷 1209-1217页

作者： Huang, Ran huangran_asee@*** Lin, Yan Ge, Shuzhi Sam Lin, Zhongwei School of Automation Bejing University of Aeronautics and Aeronautics Beijing 100191 China Institute of Intelligent Systems and Information Technology School of Computer Science and Engineering University of Electronic Science and Technology of China Chengdu 611731 China State Key Laboratory of Alternate Electrical Power System with Renewable Energy Sources North China Electric Power University Beijing 102206 China

Based on the determination of a minimum dwell time, this article addresses the problem of characterising a switching strategy for ℋ∞ stabilisation of switched linear stochastic systems with adapted external inputs. Sufficient conditions that assure exponential mean square stability and an ℋ∞ performance index are established by analysing the time evolution of the second-order moment of the state and a recursive dynamic programming inequality, respectively. Alternative conditions are derived for numerical implementations. The proposed method is illustrated by numerical simulations. [ABSTRACT FROM AUTHOR]

关键词： ℋ∞ control dwell time switched systems Wiener process

来源：评论

学校读者我要写书评

暂无评论

Virtual resource monitoring in cloud computing

引用

Journal of Shanghai University(English Edition) 2011年第5期15卷 381-385页

作者：韩芳芳彭俊杰张武李青李建敦江钦龙袁勤 School of Computer Engineering and Science Shanghai University Key Laboratory of Computer System and Architecture Institute of Computing TechnologyChinese Academy of Science

Cloud computing is a new computing model. The resource monitoring tools are immature compared to traditional distributed computing and grid computing. In order to better monitor the virtual resource in cloud computing, a periodically and event-driven push （PEP） monitoring model is proposed. Taking advantage of the push and event-driven mechanism, the model can provide comparatively adequate information about usage and status of the resources. It can simplify the communication between Master and Work Nodes without missing the important issues happened during the push interval. Besides, we develop ＂mon＂ to make up for the deficiency of Libvirt in monitoring of virtual CPU and memory.

关键词： virtual resource monitoring cloud computing virtualization

来源：评论

学校读者我要写书评

暂无评论

Prevention flow-control for low latency torus networks-on-chip 11

Prevention flow-control for low latency torus networks-on-ch...

引用

Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip

作者： Joshi, Arpit Mutyam, Madhu Computer Architecture and Systems Lab. Department of Computer Science and Engineering Indian Institute of Technology Madras India

ISBN: (纸本)9781450307208

The challenge for on-chip networks is to provide low latency communication in a very low power budget. To reduce the latency and keep the simplicity of a mesh network, torus network is proposed. As torus networks have inherent circular dependency, additional effort is needed to prevent deadlock, even if deadlock free routing algorithms are used. We describe a novel flow-control mechanism to address cost/performance constraints in torus networks and ensure freedom from deadlock. Flow-control is achieved using a prevention mechanism which uses virtual cut-through switching, and deadlock freedom is achieved by considering only a single packet buffer per input port. We can simplify the router design by having a simple switch allocator, which prioritizes in-flight packets, and a single packet buffer per input port, which eliminates the need for virtual channels. Experimental validation reveals that our design achieves significant improvement in throughput, as compared to the traditional design, using significantly fewer buffers. © 2011 ACM.

关键词： Flow control

来源：评论

学校读者我要写书评

暂无评论

BOFAR: Buffer occupancy factor based adaptive router for mesh NoCs

BOFAR: Buffer occupancy factor based adaptive router for mes...

引用

4th International Workshop on Network on Chip architectures, NoCArc 2011, in Conjunction with the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO44

作者： Jose, John Shankar, J. Shiva Mahathi, K.V. Kumar, Damarla Kranthi Mutyam, Madhu Computer Architecture and Systems Laboratory Department of Computer Science and Engineering Indian Institute of Technology Madras Chennai-36 India

ISBN: (纸本)9781450309479

If the route computation operation in an adaptive router returns more than one output channels, the selection strategy chooses one from them based on the congestion metric used. The effectiveness of a selection strategy depends on what metric is used to identify congestion and how precisely that metric captures the actual congestion. The number of cycles a flit stays in a router is a direct indication of the contention level of the output port it desires to move out. We propose buffer Occupancy Factor based Adaptive Router (BOFAR), wherein the history of cycles spent by flits in buffers is used as the congestion metric. BOFAR outperforms the baseline architectures built on minimal odd-even adaptive router model with conventional selection strategies like count of free downstream virtual channels at reachable neighbors, and fluidity of buffers in downstream neighbors. Our experiments on 4x4 mesh NoC with various synthetic traffic patterns show that BOFAR exceeds the performance of best baseline adaptive router with 21% average and 78% maximum latency reduction at saturation load. The reduced average packet latency, increased buffer fluidity fairness, and increased saturation point of BOFAR with minimal overhead in area, power, and wiring makes it a promising alternative to existing adaptive routers in mesh NoCs. © 2011 ACM.

关键词： Network-on-chip

来源：评论

学校读者我要写书评

暂无评论

Towards safe data flow processing by integration of design by contract in deterministic UML activities

Towards safe data flow processing by integration of design b...

引用

2011 23rd International Symposium on Information, Communication and Automation Technologies, ICAT 2011

作者： Daw, Zamira Vetter, Marcus Boercsoek, Josef Institute of Embedded Systems Hochschule Mannheim - University of Applied Sciences Mannheim Germany Dept. of Computer Architecture and System Programming University of Kassel Kassel Germany

ISBN: (纸本)9781457707469

Data flow processing is a common task of embedded systems which is usually modeled as a pipeline. Errors in a block of this pipeline can be propagated through it thus leading to unexpected and erroneous behaviors. For safety related applications, this pipeline has to be able to identify and react to failures. The DMOSES model-driven development method uses deterministic UML activities to describe and implement data flow processing. This method ensures deterministic behavior of concurrent processing. Design by Contract defines formal, precise and verifiable interfaces for software components. We propose a development method for safe data flow processing based on the integration of this concept in deterministic UML activities. This integration allows the identification of errors by detection of contracts violation. This paper presents an extension of the DMOSES tool for contracts verification at the model level and their monitoring at runtime. © 2011 IEEE.

关键词： Pipelines

来源：评论

学校读者我要写书评

暂无评论

PhD forum: Adaptive storage management in highly heterogeneous Smart Sensor systems

PhD forum: Adaptive storage management in highly heterogeneo...

引用

ACM/IEEE International Conference on Distributed Smart Cameras, ICDSC

作者： Carsten Grenz Jörg Hahner Institute of Systems Engineering System and Computer Architecture Leibniz Universität Hannover Germany

Future surveillance systems will be highly heterogeneous systems consisting of Smart Cameras mixed with many other types of Smart Sensors. Although the ongoing advances in computer architecture make way for performance improvements even in the smallest sensor nodes, their processing and communication capabilities will still differ from the computation power of Smart Cameras. Moreover, energy consumption is still a major concern of sensor networks. Even with highly developed batteries, reducing the energy consumption wherever possible remains a major task of system architects. Thus, it is an important design criteria for storage control algorithms. This work proposes an adaptive management system which optimizes the storage behaviour of heterogeneous sensor systems while preserving easiest accessibility of the data by the user.

关键词： Intelligent sensors Distributed databases Smart cameras Geospatial analysis Adaptive systems computer architecture Surveillance

来源：评论

学校读者我要写书评

暂无评论

A Video Manager for Relational Stream Processing systems

A Video Manager for Relational Stream Processing Systems

引用

6th International Conference on P2P, Parallel, Grid, Cloud and Internet Computing, 3PGCIC-2011

作者： Takahashi, Tsubasa Kawashima, Hideyuki Kitagawa, Hiroyuki System Integration Department The Japan Research Institute Tokyo Japan Department of Computer Science Graduate School of Systems and Information Engineering University of Tsukuba Tsukuba Japan

ISBN: (纸本)9780769545318

Video streams are increasing by the development of network environments and price reduction of camera devices. Therefore needs of applications for querying video streams such as surveillance systems are on the increase. Meanwhile, relational stream processing systems have been researched for querying tuple streams. It is hard to deal with video streams by relational stream processing systems because video streams have time dependency which tuple streams do not have. In this paper, we propose a video manager for relational stream processing systems to integrate video streams and tuple streams. It can be used to query video streams using relational operators by relational stream processing systems and we can obtain resulting video data using RTSP. A video manager manages video data as MPEG-4 files so that they can be played easily by common media players. Finally we implemented a prototype system and evaluated its performance. © 2011 IEEE computer Society. All rights reserved.

关键词： Data streams

来源：评论

学校读者我要写书评

暂无评论

Eliminating data invalidation in debugging multiple-clock chips

Eliminating data invalidation in debugging multiple-clock ch...

引用

作者： Gao, Jianliang Han, Yinhe Li, Xiaowei Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences China School of Information Science and Engineering Central South University China

ISBN: (纸本)9783981080179

A critical concern for post-silicon debug is the need to control the chip at clock cycle level. In a single clock chip, run-stop control can be implemented by gating the clock signal using a stop signal. However, data invalidation might occur when it comes to multiple-clock chips. In this paper, we analyze the possible data invalidation, including data repetition and data loss, when stopping and resuming a multiple-clock chip. Furthermore, we propose an efficient solution to eliminate data repetition and data loss. Theoretical analysis and simulation experiments are both conducted for the proposed solution. We implement the proposed Design-for-Debug (DfD) circuit with SMIC 0.18/Ltm technology and simulate the data transfer across clock domains using SPICE tool. The results show that both data repetition and data loss can be avoided with the proposed solution, even if metastability occurs. © 2011 EDAA.

关键词： Clocks

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：