检索结果-内蒙古大学图书馆

Enhanced Pyroelectric Response in Quenched BNT-Based Lead-Free Ferroelectrics for Uncooled Infrared Detection

Advanced Functional Materials 2025年

作者： Shen, Meng Zhang, Xian Cen, Fangjie Zhang, Qingfeng Zhang, Haibo Zhang, Guangzu Jiang, Shenglin Chen, Yong Hu, Yongming Yao, Kui Hubei Key Laboratory of Micro-Nanoelectronic Materials and Devices Key Laboratory of Intelligent Sensing System and Security of Ministry of Education and School of Microelectronics Hubei University Wuhan430062 China School of Integrated Circuits Engineering Research Center for Functional Ceramics MOE and Wuhan National Laboratory for Optoelectronics Huazhong University of Science and Technology Wuhan430074 China Ministry of Education Key Laboratory of Green Preparation and Application for Functional Materials Hubei Key Laboratory of Micro-Nanoelectronic Materials and Devices Hubei Key Laboratory of Polymer Materials School of Materials Science & Engineering Hubei University Wuhan430062 China School of Materials Science and Engineering State Key Laboratory of Material Processing and Die & Mould Technology Huazhong University of Science and Technology Wuhan430074 China Singapore138634 Singapore

Excellent pyroelectric performance in environmentally friendly lead-free ferroelectrics is highly demanded for uncooled infrared detector. However, the trade-off between room temperature pyroelectric coefficient (proom) and depolarization temperature (Td) remains a major challenge of lead-free ferroelectrics for their device applications. Herein, a superior proom of 13.8 × 10−4 C m−2 K−1 with high Td of 155 °C is achieved in quenched BNT-Fe/Mn-NBT sample. Oxygen vacancy engineering is proposed to solve the constraint between proom and Td in BNT-based ceramics. The local A/B site displacement and oxygen vacancies are constructed in the BNT-Fe/Mn-NBT perovskite structure by quenching treatment, resulting in larger lattice distortion and superior proom. Meanwhile, defect-induced inhomogeneous random field compensates the ferroelectric depolarization field and down-shifts the free energy well, maintaining high Td. The resulting pyroelectric infrared detector made from the high-performance quenched BNT-Fe/Mn-NBT generates the voltage responsivity of 5906 V W−1 and specific detection rate of 1.8 × 108 cm Hz1/2 W−1, which is comparable to the commercial RD-624 type PZT-based pyroelectric infrared detector. © 2025 Wiley-VCH GmbH.

关键词： Perovskite

来源：评论

学校读者我要写书评

暂无评论

CS/Gel/MWCNTs Conductive Scaffolds Assisted by Electrical Stimulus for Skin Tissue engineering

引用

Biotechnology and Bioengineering 2025年 2025 May 15页

作者： Liu, Zixian Ma, Zijun Li, Nini Zhang, Jinyao Li, Meng Han, Lu Cheng, Rong Shen, Zhizhong Han, Dan Sang, Shengbo Shanxi Key Laboratory of Artificial Intelligence & Micro Nano Sensors College of Integrated Circuits Taiyuan University of Technology Shanxi Province Taiyuan China Key Lab of Advanced Transducers and Intelligent Control System of the Ministry of Education Taiyuan University of Technology Shanxi Province Taiyuan China College of chemistry and chemical Engineering North University of china Shanxi Province Taiyuan China Shanxi Research Institute of 6D Artificial Intelligence Biomedical Science Shanxi Province Taiyuan China

Hydrogel scaffolds show high potential in tissue engineering due to excellent mechanical properties and biocompatibility. However, an inherent lack of conductivity limits its application in areas requiring electrical stimulation. To address this issue, chitosan (CS)/gelatin (Gel) scaffolds were prepared with various concentrations of multi-walled carbon nanotubes (MWCNTs). Results indicated that MWCNT incorporation significantly improved both the electrical conductivity and mechanical strength of the scaffolds, with the CS/Gel/0.3% MWCNTs scaffold demonstrating superior biocompatibility compared to other formulations. Additionally, fibroblasts seeded onto the scaffolds responded positively to electrical stimulation, showing increased proliferation and elevated expression of type I and type III collagen. These findings highlight the potential of CS/Gel/MWCNTs scaffolds to enhance wound healing in skin tissue engineering. © 2025 Wiley Periodicals LLC.

关键词： Fiber bonding

来源：评论

学校读者我要写书评

暂无评论

The implementation of CRC-16 based on a novel FPGA: a collection of reconfiguration operations（ReOps） 13

The implementation of CRC-16 based on a novel FPGA: a collec...

引用

2016 13th IEEE International Conference on Solid-State and integrated Circuit Technology (ICSICT)

作者： Zhiqiang Yang Jipan Huang Xin’an Wang Yuqian Huang Haifang Lu Mohan Ji The key laboratory of Integrated Micro-system Science and Engineering Application Peking University Shenzhen Graduated School

ISBN: (纸本)9781467397209

This paper presents the implementation of CRC-16 on a novel FPGA, a collection of reconfigurable operators（Re Ops）, which has smaller configuration bits-stream and better performance than traditional FPGA. A Re Op is a basic block which can process multiple bits data with a specific function set. Considering the complete function set of Re Ops, we divide Re Ops into eight groups: Arithmetic Re Ops, Multiplier Re Ops, Bit-wise logic ReO ps, Shift ReO ps, Multiplexer Re Ops, Memory Re Ops, Register Re Ops, Multiplexer Re Ops, Control Re Ops. The function collection of Re Ops is soundness for the arbitrary ASIC（application Special integrated Circuit）. We implement the CRC-16 on this novel FPGA, the experimental results show that compared with the traditional FPGA, this novel FPGA has advantages in delay and configuration bits-stream.

关键词： Estimation Field programmable gate arrays OFDM Modulation Filtration Clocks Signal processing algorithms

来源：评论

学校读者我要写书评

暂无评论

Development of a Mind-controlled Android Racing Game using a Brain Computer Interface(BCI)

Development of a Mind-controlled Android Racing Game using a...

引用

2014 4th IEEE International Conference on Information science and Technology

作者： Guobin Wu Zheng Xie Xin'an Wang Key Lab of Integrated Micro System Science Engineering and Application Shenzhen Graduate School of Peking University

Brain computer interface(BCI) is to provide a direct communication or control channel between human's brain and external devices. Recently, with the development of BCI, several research institutions and organizations have developed some games that are interacted with BCI to enrich user's experience. However, most of these games are only used in computers and just focus on the realization of direction strategies. To meet the potential increasing Android smartphone users' needs and explore interacting game processes with people's mental states, this paper designs an Android 3D racing game controlled by mental states like attention and meditation. In this application, with the feedbacks of a Bluetooth BCI called Mindset, the racing car's speed and part of game scenarios can be in the charge of user's mental states.

关键词： BCI Development of a Mind-controlled Android Racing Game using a Brain Computer Interface

来源：评论

学校读者我要写书评

暂无评论

A novel reuse technology of extended finite state machine at the transaction level based on UVM

A novel reuse technology of extended finite state machine at...

引用

2014 3rd International Conference on Electrical and Electronics engineering(ICEEE 2014)

作者： Zheng Xie Xin'an Wang Zhibin Lian Shanshan Yong Key Lab of Integrated Micro System Science Engineering and Application Shenzhen Graduate School of Peking University

The reuse of verification code and methodology is a major factor providing significant acceleration of the overall verification efficiency. The verification system reusability is supported by a flexible user interface, environment structure, testbench design, and verification methodology. In this contribution, we proposed a novel reuse technology of extended finite state machine at the transaction level to simultaneously implement scenario generator, scenario coverage collector, and reference model. Associated with the application Program Interface(API) function library based on Universal Verification Methodology(UVM), an extended finite state machine was recorded by the state machine component in Verification Expert system(VES) toolbox to generate specific code automatically. The APIs are encapsulated in the UVM library as a part of reuse resource that can reduce the amount of code greatly, provide clear architecture for functional debugging, and produce test cases automatically.

关键词： verification reuse extended finite state machine UVM

来源：评论

学校读者我要写书评

暂无评论

Development of a mind-controlled Android racing game using a brain computer interface (BCI)

Development of a mind-controlled Android racing game using a...

引用

International Conference on Information science and Technology (ICIST)

作者： Guobin Wu Zheng Xie Xin'an Wang Key Lab of Integrated Micro System Science Engineering and Application Shenzhen Graduate School of Peking University Shenzhen China

Brain computer interface (BCI) is to provide a direct communication or control channel between human's brain and external devices. Recently, with the development of BCI, several research institutions and organizations have developed some games that are interacted with BCI to enrich user's experience. However, most of these games are only used in computers and just focus on the realization of direction strategies. To meet the potential increasing Android smartphone users' needs and explore interacting game processes with people's mental states, this paper designs an Android 3D racing game controlled by mental states like attention and meditation. In this application, with the feedbacks of a Bluetooth BCI called Mindset, the racing car's speed and part of game scenarios can be in the charge of user's mental states.

关键词： Games Bluetooth Androids Humanoid robots Smart phones Message systems Payloads

来源：评论

学校读者我要写书评

暂无评论

Brief Review of Silver Sinter-bonding Processing for Packaging High-temperature Power Devices

引用

Chinese Journal of Electrical engineering 2020年第3期6卷 25-34页

作者： Haidong Yan Peijie Liang Yunhui Mei Zhihong Feng School of Mechanical and Electrical Engineering Guilin University of Electronic TechnologyGuilin 541004China Guangxi Key Lab of Manufacturing System and Advanced Manufacturing Technology Guilin 541004China School of Materials Science and Engineering Tianjin UniversityTianjin 300072China Key Laboratory of Advanced Ceramics and Machining Technology of Ministry of Education Guilin 541004China National Key Lab of Application Specific Integrated Circuit Hebei Semiconductor Research InstituteShijiazhuang 050051China

Silver sintering is receiving increasing attention due to its novel die-attach technique for high-temperature power *** thermal conductivity,high melting point/remelting temperature and low-temperature sintering behaviors of the silver sintered attachment meet the requirements of high-temperature applications for power devices,specifically SiC *** merits and demerits of the existing pressure-assisted sintering and pressure-less sintering techniques using nano-scale,micro-scale and micro-nano-scale hybrid silver sintered materials are separately *** emerging rapid sintering approaches,such as the electric-assisted approach,are briefly introduced and the technical outlook is *** addition,the study highlights the importance of creating a brief resource guide on using the correct sintering methods.

关键词： Pressure-less sintering pressure-assisted nanosilver paste high-temperature power module insulated gate bipolar translators(IGBT) silicon carbide(SiC)

来源：评论

学校读者我要写书评

暂无评论

A high-level description method of digital IC based on dataow driven operators

引用

Journal of Computational Information systems 2014年第15期10卷 6347-6361页

作者： Yong, Shanshan Wang, Xin'an Xie, Zheng Guo, Zhaoyang Key Lab of Integrated Micro-system Science and Engineering Applications Peking University Shenzhen Graduate School Shenzhen China

In this paper we propose a high-level description method of digital IC based on a new collection of circuit components, dataow driven operators (DFDOs), to short time-to-market with fewer costs. The complex period precision control design in synchronous digital IC, which requires most of design and verification effort, is replaced by the design of dataow that exists in original algorithm and circuit system architecture according to this method which is easily and effciently implementable. The synchronization problem is solved through the synchronization logic circuit, which implements handshake protocol instead of global synchronous clock, inside of each DFDO. DFDO is classified as four kinds, which are soundness to support all digital IC design as a new collection of circuit components like standard cells, and they are computation DFDO, datapath DFDO, controller DFDO and memory DFDO. A high-level abstract language APU C which combines ANSI C and verilog to do the dataow design is also proposed which is subject to higher design effciency with less code amount and verification effort. To fully quantify this method and the performance of circuits designed by this method, a 512-point radix-2 fixed-point FFT is presented. The result shows that our work has a comparable performance on area, speed and power. © 2014 Binary Information Press

关键词： Timing circuits

来源：评论

学校读者我要写书评

暂无评论

Reconfigurable operators: New configuration logic blocks for novel FPGA

引用

Journal of Information and Computational science 2014年第12期11卷 4153-4166页

作者： Yong, Shanshan Wang, Xin'an Xie, Zheng Cao, Ying Key Lab. of Integrated Micro-System Science and Engineering Applications Peking University Shenzhen Graduate School Shenzhen China

For current FPGA architectures, the fine-grain programmable blocks are the most flexible ones. However, they bring in massive configuration bits-stream and much performance loss. In this paper, we propose new configuration logic blocks for the latest FPGA, a collection of Reconfigurable Operators (ReOps). A ReOp is a basic block which can process multiple bits data with a specific function set. Considering the flexibility and regularity, we divide ReOps into seven groups, which are arithmetic ReOps, shift ReOps, bitwise logic ReOps, Multiplier ReOps, Register ReOps, Multiplexer ReOps and Memory ReOps. The function set of ReOps is roundness for the arbitrary ASIC (application Specific integrated Circuit) design. To build the development environment for this novel FPGA, we employ a new hardware design language and hardware compiler. To compare the performance between our work and other current FPGAs, we use configuration time and circuit delay as our evaluation measurements. And our experimental results show that our architecture achieves a great reduction on configuration bits-stream and comparable delay compared with Virtex5 FPGA. © 2014 Binary Information Press

关键词： Field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Design and implementation of a flexible DMA controller in video codec system

Design and implementation of a flexible DMA controller in vi...

引用

International Conference on Digital Signal Processing (DSP)

作者： Yinhui Wang Teng Wang Pan Zhou Xin'an Wang Key Lab of Integrated Micro-Systems Science Engineering and Application Peking University Shenzhen Graduate School Shenzhen China

To meet rigorous high sustained bandwidth demand and exploit the data level access parallelism, a new architecture of DMA controller aiming at multimedia applications is proposed in this paper. Through analyzing the characteristics of video data transfer, we customize four shared channels with block address-conversion algorithm to adapt to many regular memory-access patterns. Furthermore, in order to transfer plenty of macro blocks whose addresses are not consecutive, channel descriptor model is applied into the design, which provides the most flexibility in managing the system's transfers. Besides, the design can also perform boundary extension, priority arbitrage and parameter prefetching as well as data rearrangement process. The proposed design is implemented in H.264/RVC encoder chip by SMIC 65nm technology with a clock frequency of 250MHz and 23.6K equivalent logic gates. Experimental results show that the customized design performs around 2~4 times faster than traditional DMA controller, and the lower ratio of setting time to transfer time proves that the burden of the processor is reduced significantly.

关键词： Registers Streaming media Reduced instruction set computing Digital signal processing Computer architecture Prefetching Process control

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：