This paper introduces a new method for SC sigma-delta modulator *** studies the integrator's different equivalent circuits in the integrating and sampling *** model uses the OP-AMP input pair's tail current(I_0) a...
详细信息
This paper introduces a new method for SC sigma-delta modulator *** studies the integrator's different equivalent circuits in the integrating and sampling *** model uses the OP-AMP input pair's tail current(I_0) and overdrive voltage(v_(on)) as *** modulator's static and dynamic errors are analyzed.A group of optimized I0 and von for maximum SNR and power x area ratio can be obtained through this *** examples, a MASH21 modulator for digital audio and a second order modulator for RFID baseband are implemented and tested, and they can achieve 91 dB and 72 dB respectively,which verifies the modeling and design criteria.
This paper proposes a novel programmable power monitor chip. With only three program pins and without any off-chip devices, the chip has 36-program states by taking different connections for the 3-program pins. The ch...
详细信息
ISBN:
(纸本)9781424467372
This paper proposes a novel programmable power monitor chip. With only three program pins and without any off-chip devices, the chip has 36-program states by taking different connections for the 3-program pins. The chip can monitor the voltage from 1.5v to 5.0v with 0.1v step. Special SH circuit and current limited digital blocks are employed to achieve ultra low quiescent power. The implementation is based on 2M1P 0.5um mixed signal process, the die area is 0.24mm2, and the quiescent current is only 3uA.
Currently the ASIC applications such as multimedia processing require shorter time-to-market and higher performance. Furthermore, with the IC manufacturing technology developing continually, from transistor level to l...
详细信息
Currently the ASIC applications such as multimedia processing require shorter time-to-market and higher performance. Furthermore, with the IC manufacturing technology developing continually, from transistor level to l...
详细信息
Currently the ASIC applications such as multimedia processing require shorter time-to-market and higher performance. Furthermore, with the IC manufacturing technology developing continually, from transistor level to logic gate level, the size of standard cells in digital circuits is increasing correspondingly. New methodology should be proposed to meet the need for shorter time-to-market IC industry, and the requirement of advanced IC manufacturing technology. This paper proposed the concept and principle of operator design methodology, then focused on the entropy coding application by the reconfigurable operator and finally gave the synthesis data. The results show that compared with the hardware design at the same cost of resources, this methodology can obtain hardware of suitable performance with regular structure. What is more, it can improve the design speed efficiently.
This paper proposes a novel programmable power monitor chip. With only three program pins and without any off-chip devices, the chip has 36-program states by taking different connections for the 3-program pins. The ch...
详细信息
This paper proposes a novel programmable power monitor chip. With only three program pins and without any off-chip devices, the chip has 36-program states by taking different connections for the 3-program pins. The chip can monitor the voltage from 1.5 v to 5.0 v with 0.1 v step. Special SH circuit and current limited digital blocks are employed to achieve ultra low quiescent power. The implementation is based on 2M1P 0.5 μm mixed signal process, the die area is 0.24mm 2 , and the quiescent current is only 3 uA.
For the popular DIV page layout in Web Pages, this paper presents a method based on the position of DIV to extract main text from the body of Web pages by reconstructing, remaining atomic DIV and analyzing DIV positio...
详细信息
ISBN:
(纸本)9781424455850
For the popular DIV page layout in Web Pages, this paper presents a method based on the position of DIV to extract main text from the body of Web pages by reconstructing, remaining atomic DIV and analyzing DIV position. Experiments showed that the accuracy rate of extraction can reach more than 90%, with a high versatility and accuracy.
This paper deals with the design of variable bandwidth linear-phase FIR digital filters by weighted least square method. This proposed algorithm is constructed by a linear combination of fixed-coefficient linear-phase...
详细信息
This paper proposes a novel technique of dynamic context management scheme for coarse-grained reconfigurable array DSP architecture, which effectively reduces the power consumption and speedup reconfigurable process. ...
详细信息
ISBN:
(纸本)9781424438686
This paper proposes a novel technique of dynamic context management scheme for coarse-grained reconfigurable array DSP architecture, which effectively reduces the power consumption and speedup reconfigurable process. The technique permits background loading of configuration data without interrupting the regular execution, overlapping computation with reconfiguration. And stored configurations can be switched dramatically reducing reconfiguration overhead if the next configuration is present in one of the alternate contexts. The proposed technique has been verified in ReMAP (Reconfigurable Multi-media Array Processors) with the Discrete Cosine Transform (DCT) of H.264 and its performance exceed other DSP and multimedia extension architectures by 1.2x to 6.2x. ReMAP was fabricated with SMIC's 0.18um CMOS process mainly for multi-media applications(1).
Verification of processors with high performance is becoming more and more time-consuming and even gradually turning into the bottleneck of the processor design. The Verification of Reconfiguralbe Multimedia Array Pro...
详细信息
Optimum partial transmit sequence method (OPTS), as one of the highest-performance PAPR reduction techniques, has very high computational complexity. Most sub-optimal schemes which are based on iterative PTS (IPTS), a...
详细信息
暂无评论