咨询与建议

限定检索结果

文献类型

  • 311 篇 会议
  • 91 篇 期刊文献

馆藏范围

  • 402 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 236 篇 工学
    • 162 篇 计算机科学与技术...
    • 96 篇 软件工程
    • 64 篇 电子科学与技术(可...
    • 39 篇 信息与通信工程
    • 25 篇 机械工程
    • 24 篇 控制科学与工程
    • 16 篇 电气工程
    • 12 篇 动力工程及工程热...
    • 12 篇 生物工程
    • 10 篇 仪器科学与技术
    • 8 篇 交通运输工程
    • 7 篇 材料科学与工程(可...
    • 6 篇 光学工程
    • 5 篇 建筑学
    • 5 篇 土木工程
    • 4 篇 冶金工程
    • 4 篇 航空宇航科学与技...
    • 3 篇 化学工程与技术
  • 68 篇 理学
    • 32 篇 数学
    • 27 篇 系统科学
    • 14 篇 物理学
    • 11 篇 生物学
    • 9 篇 统计学(可授理学、...
    • 4 篇 化学
  • 37 篇 管理学
    • 32 篇 管理科学与工程(可...
    • 16 篇 工商管理
    • 7 篇 图书情报与档案管...
  • 5 篇 医学
    • 4 篇 临床医学
  • 3 篇 经济学
    • 3 篇 应用经济学
  • 3 篇 法学
    • 3 篇 社会学
  • 3 篇 农学

主题

  • 72 篇 computer archite...
  • 41 篇 laboratories
  • 33 篇 delay
  • 27 篇 circuit faults
  • 26 篇 hardware
  • 23 篇 circuit testing
  • 21 篇 costs
  • 20 篇 bandwidth
  • 20 篇 clocks
  • 20 篇 system testing
  • 18 篇 protocols
  • 17 篇 microprocessors
  • 16 篇 computer network...
  • 15 篇 network-on-a-chi...
  • 14 篇 switches
  • 14 篇 automatic test p...
  • 13 篇 parallel process...
  • 13 篇 fault tolerance
  • 13 篇 system-on-a-chip
  • 12 篇 concurrent compu...

机构

  • 95 篇 key laboratory o...
  • 83 篇 key laboratory o...
  • 38 篇 key laboratory o...
  • 37 篇 graduate univers...
  • 29 篇 beijing key labo...
  • 29 篇 chinese academy ...
  • 27 篇 institute of com...
  • 21 篇 graduate univers...
  • 16 篇 chinese academy ...
  • 12 篇 key laboratory o...
  • 12 篇 chinese academy ...
  • 11 篇 loongson technol...
  • 10 篇 graduate school ...
  • 10 篇 key laboratory o...
  • 9 篇 key laboratory o...
  • 8 篇 department of co...
  • 8 篇 key laboratory o...
  • 6 篇 school of comput...
  • 6 篇 beijing key labo...
  • 6 篇 key laboratory o...

作者

  • 58 篇 xiaowei li
  • 31 篇 huawei li
  • 30 篇 yu hu
  • 28 篇 li xiaowei
  • 18 篇 yinhe han
  • 18 篇 chen mingzhe
  • 16 篇 weiwu hu
  • 15 篇 dongrui fan
  • 14 篇 hu yu
  • 13 篇 li huawei
  • 13 篇 hong an
  • 13 篇 sun ninghui
  • 12 篇 han yinhe
  • 12 篇 yin changchuan
  • 11 篇 ninghui sun
  • 11 篇 yang yang
  • 11 篇 ge zhang
  • 10 篇 fan dongrui
  • 10 篇 saad walid
  • 10 篇 李晓维

语言

  • 371 篇 英文
  • 29 篇 中文
  • 2 篇 其他
检索条件"机构=Key Laboratory of Computer System and Architecture "
402 条 记 录,以下是111-120 订阅
排序:
A routing algorithm for random error tolerance in network-on-chip
收藏 引用
12th International Conference on Human-computer Interaction, HCI International 2007
作者: Zhang, Lei Li, Huawei Li, Xiaowei Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences 100080 Beijing China Graduate University Chinese Academy of Sciences Beijing 100080 China
In DSM and nanometer technology, there will present more and more new fault types, which are difficult to predict and avoid. Applying fault tolerant algorithms to achieve reliable on-chip communication is one of the m... 详细信息
来源: 评论
Fetching primary and redundant instructions in turn for a fault-tolerant embedded microprocessor
Fetching primary and redundant instructions in turn for a fa...
收藏 引用
14th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2008
作者: Zhang, Shijian Hu, Weiwu Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences Beijing 100080 China Graduate School of the Chinese Academy of Sciences Beijing 100039 China
With the development of semiconductor technology, microprocessors become more and more susceptible to transient faults. Some proposed schemes support redundant execution of a program in a superscalar processor for fau... 详细信息
来源: 评论
Poster: Revisiting virtual channel memory for performance and fairness on multi-core architecture  11
Poster: Revisiting virtual channel memory for performance an...
收藏 引用
Proceedings of the international conference on Supercomputing
作者: Chen, Licheng Huang, Yongbing Bao, Yungang Mutlu, Onur Tan, Guangming Chen, Mingyu Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences China Graduate School of Chinese Academy of Sciences China Carnegie Mellon University United States
In modern multi-core chip architecture, the DRAM system is shared by more and more cores and high bandwidth I/O devices. This trend would make the problem of request contention and un-fairness more serious. Previous r... 详细信息
来源: 评论
Test cost efficiency exploration for CMT processors
Test cost efficiency exploration for CMT processors
收藏 引用
IEEE Region 10 International Conference TENCON
作者: Jia Li Yu Hu Xiaowei Li Key Laboratory of Computer System and Architecture ICT CAS Beijing China
Chip multi-threading (CMT) is an architecture that can achieve overall high performance by exploiting high bandwidth rather than high frequency, thus reduce hardware complexity and power. Test cost of this architectur... 详细信息
来源: 评论
The implementation and design methodology of a quad-core version Godson-3 microprocessor
The implementation and design methodology of a quad-core ver...
收藏 引用
Midwest Symposium on Circuits and systems (MWSCAS)
作者: Baoxia Fan Liang Yang Zhuo Gao Feng Zhang Ru Wang Key Laboratory of Computer System and Architecture ICT CAS Beijing China
Godson-3A is a quad-core version of Godson-3 series which is a 174 mm 2 , 425 million transistors chip fabricated using 65 nm CMOS LP/GP process technology. It can be running at 1 GHz with less than 15 W power consump... 详细信息
来源: 评论
Energy-Efficient Input Buffer Design using Data-Transition Oriented Model
Energy-Efficient Input Buffer Design using Data-Transition O...
收藏 引用
International Symposium on Integrated Circuits (ISIC)
作者: Jun Wang Kun Huang Ge Zhang Weiwu Hu Feng Zhang Key Laboratory of Computer System and Architecture ICT CAS Beijing China
Network-on-chip (NoC) has been proved to be an efficient solution for interconnection between processor cores in chip multi-processor (CMP), which will consume extra energy. This paper is focusing on the energy-effici... 详细信息
来源: 评论
Impact-factor-guided X-filling for peak power reduction during test
Impact-factor-guided X-filling for peak power reduction duri...
收藏 引用
IEEE Region 10 International Conference TENCON
作者: Jia Li Yu Hu Xiaowei Li Key Laboratory of Computer System and Architecture ICT CAS Beijing China
Peak power during testing system-on-chip (SoC) circuits is a challenging issue for both reliability and yield. Because test vectors always try to activate as many faults as possible in the capture cycles, peak power d... 详细信息
来源: 评论
Eliminating data invalidation in debugging multiple-clock chips
Eliminating data invalidation in debugging multiple-clock ch...
收藏 引用
作者: Gao, Jianliang Han, Yinhe Li, Xiaowei Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences China School of Information Science and Engineering Central South University China
A critical concern for post-silicon debug is the need to control the chip at clock cycle level. In a single clock chip, run-stop control can be implemented by gating the clock signal using a stop signal. However, data... 详细信息
来源: 评论
T2- TAM:Reusing infrastructure resource to provide parallel testing for NoC based Chip
T2- TAM:Reusing infrastructure resource to provide parallel ...
收藏 引用
International Conference on ASIC
作者: Binzhang Fu Yinhe Han Huawei Li Xiaowei Li Key Laboratory of Computer System and Architecture Graduate University of Chinese Academy of Sciences Beijing China Key Laboratory of Computer System and Architecture Graduate University of Chinese Academy of Sciences Beijing
Reusing network-on-chip (NoC) as test-access-mechanism (TAM) has been adopted to transfer test data to embedded cores. However, an observation shows that compared to NoC-reuse TAM, some bus-based TAM are able to achie... 详细信息
来源: 评论
An ultra-fast hybrid simulation framework for ASIP
An ultra-fast hybrid simulation framework for ASIP
收藏 引用
2011 18th IEEE International Conference on Electronics, Circuits and systems, ICECS 2011
作者: Qiu, Ji Gao, Xiang Jiang, Yifei Xiao, Xu Key Laboratory of Computer System and Architecture Institute of Computing Technology Graduate University of Chinese Academy of Science Beijing 100190 China Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign Urbana IL United States
ISS (Instruction Set Simulator) plays an important role in pre-silicon software development for ASIP. However, the speed of traditional simulation is too slow to effectively support full-scale software development. In... 详细信息
来源: 评论