检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

311 篇 会议
91 篇 期刊文献

馆藏范围

402 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

236 篇 工学
- 162 篇 计算机科学与技术...
- 96 篇 软件工程
- 64 篇 电子科学与技术（可...
- 39 篇 信息与通信工程
- 25 篇 机械工程
- 24 篇 控制科学与工程
- 16 篇 电气工程
- 12 篇 动力工程及工程热...
- 12 篇 生物工程
- 10 篇 仪器科学与技术
- 8 篇 交通运输工程
- 7 篇 材料科学与工程（可...
- 6 篇 光学工程
- 5 篇 建筑学
- 5 篇 土木工程
- 4 篇 冶金工程
- 4 篇 航空宇航科学与技...
- 3 篇 化学工程与技术
68 篇 理学
- 32 篇 数学
- 27 篇 系统科学
- 14 篇 物理学
- 11 篇 生物学
- 9 篇 统计学（可授理学、...
- 4 篇 化学
37 篇 管理学
- 32 篇 管理科学与工程(可...
- 16 篇 工商管理
- 7 篇 图书情报与档案管...
5 篇 医学
- 4 篇 临床医学
3 篇 经济学
- 3 篇 应用经济学
3 篇 法学
- 3 篇 社会学
3 篇 农学

主题

72 篇 computer archite...
41 篇 laboratories
33 篇 delay
27 篇 circuit faults
26 篇 hardware
23 篇 circuit testing
21 篇 costs
20 篇 bandwidth
20 篇 clocks
20 篇 system testing
18 篇 protocols
17 篇 microprocessors
16 篇 computer network...
15 篇 network-on-a-chi...
14 篇 switches
14 篇 automatic test p...
13 篇 parallel process...
13 篇 fault tolerance
13 篇 system-on-a-chip
12 篇 concurrent compu...

机构

95 篇 key laboratory o...
83 篇 key laboratory o...
38 篇 key laboratory o...
37 篇 graduate univers...
29 篇 beijing key labo...
29 篇 chinese academy ...
27 篇 institute of com...
21 篇 graduate univers...
16 篇 chinese academy ...
12 篇 key laboratory o...
12 篇 chinese academy ...
11 篇 loongson technol...
10 篇 graduate school ...
10 篇 key laboratory o...
9 篇 key laboratory o...
8 篇 department of co...
8 篇 key laboratory o...
6 篇 school of comput...
6 篇 beijing key labo...
6 篇 key laboratory o...

作者

58 篇 xiaowei li
31 篇 huawei li
30 篇 yu hu
28 篇 li xiaowei
18 篇 yinhe han
18 篇 chen mingzhe
16 篇 weiwu hu
15 篇 dongrui fan
14 篇 hu yu
13 篇 li huawei
13 篇 hong an
13 篇 sun ninghui
12 篇 han yinhe
12 篇 yin changchuan
11 篇 ninghui sun
11 篇 yang yang
11 篇 ge zhang
10 篇 fan dongrui
10 篇 saad walid
10 篇 李晓维

语言

371 篇 英文
29 篇 中文
2 篇 其他

检索条件"机构=Key Laboratory of Computer System and Architecture "

共 402 条记录，以下是111-120 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

A routing algorithm for random error tolerance in network-on-chip

引用

12th International Conference on Human-computer Interaction, HCI International 2007

作者： Zhang, Lei Li, Huawei Li, Xiaowei Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences 100080 Beijing China Graduate University Chinese Academy of Sciences Beijing 100080 China

ISBN: (纸本)9783540731092

In DSM and nanometer technology, there will present more and more new fault types, which are difficult to predict and avoid. Applying fault tolerant algorithms to achieve reliable on-chip communication is one of the most important issues of Network-on-Chip (NoC). This paper reviews the main on-chip fault tolerant communication algorithms and then proposes a new routing algorithm with end-to-end feedback. The average transmission latency, power consumption and reliability are compared with other techniques. As experiments show, the proposed algorithm has lower latency, lower power consumption compared with those of others, and it can provide high reliability. © Springer-Verlag Berlin Heidelberg 2007.

关键词： Routing algorithms

来源：评论

学校读者我要写书评

暂无评论

Fetching primary and redundant instructions in turn for a fault-tolerant embedded microprocessor

Fetching primary and redundant instructions in turn for a fa...

引用

14th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2008

作者： Zhang, Shijian Hu, Weiwu Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences Beijing 100080 China Graduate School of the Chinese Academy of Sciences Beijing 100039 China

ISBN: (纸本)9780769534480

With the development of semiconductor technology, microprocessors become more and more susceptible to transient faults. Some proposed schemes support redundant execution of a program in a superscalar processor for fault tolerance. However, they require a huge queue to accommodate interim states, which enlarge the hardware cost significantly. This paper analyzes the effect of halving a processor's instruction fetch bandwidth on a program's performance. We find that the performance degradation resulted from halving instruction fetch bandwidth declines when instruction latency is lengthened, branch prediction accuracy deteriorates or cache miss rate increases. Since an embedded microprocessor is characterized by long instruction latency, high branch misprediction rate and cache miss rate, a fault-tolerant scheme is proposed, in which two threads fetch instructions in turn and execute in the same processor core simultaneously without any extra queue. The simulation results from eight embedded applications show that performance penalty of our solution ranges from 6.5% to 30.1%, with an average of 22.5%, which is lower than that of the other proposed schemes. The experiment also indicates that our scheme can effectively detect faults occurring in the entire pipeline with short fault detection latency and minimal hardware cost. It is well suited for our solution to realize a reliable embedded microprocessor. © 2008 IEEE.

关键词： Fault detection

来源：评论

学校读者我要写书评

暂无评论

Poster: Revisiting virtual channel memory for performance and fairness on multi-core architecture 11

Poster: Revisiting virtual channel memory for performance an...

引用

Proceedings of the international conference on Supercomputing

作者： Chen, Licheng Huang, Yongbing Bao, Yungang Mutlu, Onur Tan, Guangming Chen, Mingyu Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences China Graduate School of Chinese Academy of Sciences China Carnegie Mellon University United States

ISBN: (纸本)9781450301022

In modern multi-core chip architecture, the DRAM system is shared by more and more cores and high bandwidth I/O devices. This trend would make the problem of request contention and un-fairness more serious. Previous research focused on memory sche-duling mechanisms to efficiently and fairly serve memory requests generated by multiple cores. However, the performance is mod-erately improved due to the limited bank-level parallelism in preva-lent DRAM chips. Based on the observation that virtual channel memory (VCM) provides more opportunities for exploiting MLP because it has more channel buffers than banks in conventional DRAM chip, we evaluate VCM technology as an alternative to DRAM for addressing the issues of contention, unfairness and MLP. In this work we implement VCM and leverage the state of art scheduling mechanism on a multi-core architecture. The experi-mental results show that (i) VCM with 32 channels improves ho-mogeneous workloads' IPC by 2.08X on a 16-core system compared to the system with conventional DRAM chips, causing extra area cost by 0.5%, and dynamic and background power pe-nalties by only 5.8% and 0.03% respectively. (ii) For heterogene-ous workloads, VCM significantly reduces unfairness by 82.0% as well as improves the workloads' performance by 1.86X in term of system throughput. © 2011 Authors.

关键词： Dynamic random access storage

来源：评论

学校读者我要写书评

暂无评论

The implementation and design methodology of a quad-core version Godson-3 microprocessor

The implementation and design methodology of a quad-core ver...

引用

Midwest Symposium on Circuits and systems (MWSCAS)

作者： Baoxia Fan Liang Yang Zhuo Gao Feng Zhang Ru Wang Key Laboratory of Computer System and Architecture ICT CAS Beijing China

Godson-3A is a quad-core version of Godson-3 series which is a 174 mm 2 , 425 million transistors chip fabricated using 65 nm CMOS LP/GP process technology. It can be running at 1 GHz with less than 15 W power consumption. Large scale, high frequency, low power and tight time schedule make great challenges in the chip design. To overcome these challenges, a design methodology based on ASIC combining with semi-custom (manual placement and routing using standard cells) and full-custom is adopted. This paper describes the implementation of Godson-3A microprocessor and the methodology used in the chip design.

关键词： Design methodology Microprocessors Chip scale packaging CMOS process CMOS technology Energy consumption Large-scale systems Frequency Processor scheduling Application specific integrated circuits

来源：评论

学校读者我要写书评

暂无评论

Test cost efficiency exploration for CMT processors

Test cost efficiency exploration for CMT processors

引用

IEEE Region 10 International Conference TENCON

作者： Jia Li Yu Hu Xiaowei Li Key Laboratory of Computer System and Architecture ICT CAS Beijing China

Chip multi-threading (CMT) is an architecture that can achieve overall high performance by exploiting high bandwidth rather than high frequency, thus reduce hardware complexity and power. Test cost of this architecture also can be reduced by efficiently utilizing its communication channel bandwidth during test. Because CMT architectures are designed low-power in nature, its testing should also be conducted under stringent power constraints. This paper discusses these above problems and proposes a cost-efficient test scheme. Experimental results show that our test scheme can achieve very short test time and low test data volume under stringent power constraints with low area overhead.

关键词： Costs Bandwidth system testing computer architecture Frequency Hardware Thermal management Power dissipation Network-on-a-chip Laboratories

来源：评论

学校读者我要写书评

暂无评论

Energy-Efficient Input Buffer Design using Data-Transition Oriented Model

Energy-Efficient Input Buffer Design using Data-Transition O...

引用

International Symposium on Integrated Circuits (ISIC)

作者： Jun Wang Kun Huang Ge Zhang Weiwu Hu Feng Zhang Key Laboratory of Computer System and Architecture ICT CAS Beijing China

Network-on-chip (NoC) has been proved to be an efficient solution for interconnection between processor cores in chip multi-processor (CMP), which will consume extra energy. This paper is focusing on the energy-efficient design of input buffer, one of the most critical components in NoC. For precise calculation of energy, data-transition oriented model with multilevel simulations is proposed here. And using our method, a suit of benchmarks, SPLASH-2, are executed to evaluate the designs with different physical parameters and circuit structures. The simulations are based on 90 nm CMOS process, and the input buffer with 64-bit width and 16-entry depth is recommended for more energy-efficiency.

关键词： Energy efficiency Network-on-a-chip Energy consumption Circuit simulation Integrated circuit interconnections Bandwidth Laboratories computer networks computer architecture Content addressable storage

来源：评论

学校读者我要写书评

暂无评论

Impact-factor-guided X-filling for peak power reduction during test

Impact-factor-guided X-filling for peak power reduction duri...

引用

IEEE Region 10 International Conference TENCON

作者： Jia Li Yu Hu Xiaowei Li Key Laboratory of Computer System and Architecture ICT CAS Beijing China

Peak power during testing system-on-chip (SoC) circuits is a challenging issue for both reliability and yield. Because test vectors always try to activate as many faults as possible in the capture cycles, peak power during test usually happens in these cycles. X-filling is one effective way to reduce transitions happened in capture cycles to reduce peak power during test. However, its efficiency is limited and needs well exploration. This paper proposes an X impact-factor-metric to estimate the impact of filling one X bit on other X bits in test cube. This metric is utilized to efficiently guide the X-filling to reduce the capture power. We call it impact-factor-Guided (IFG) X-filling. Experimental results on larger ISCAS'89 benchmark circuits show that the average and maximum capture power can be reduced through our IFG X-filling by 65% and 31% on average, respectively.

关键词： Circuit testing Power dissipation Sequential analysis system testing CMOS technology system-on-a-chip Power system reliability Filling Reliability engineering Power engineering and energy

来源：评论

学校读者我要写书评

暂无评论

Eliminating data invalidation in debugging multiple-clock chips

Eliminating data invalidation in debugging multiple-clock ch...

引用

作者： Gao, Jianliang Han, Yinhe Li, Xiaowei Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences China School of Information Science and Engineering Central South University China

ISBN: (纸本)9783981080179

A critical concern for post-silicon debug is the need to control the chip at clock cycle level. In a single clock chip, run-stop control can be implemented by gating the clock signal using a stop signal. However, data invalidation might occur when it comes to multiple-clock chips. In this paper, we analyze the possible data invalidation, including data repetition and data loss, when stopping and resuming a multiple-clock chip. Furthermore, we propose an efficient solution to eliminate data repetition and data loss. Theoretical analysis and simulation experiments are both conducted for the proposed solution. We implement the proposed Design-for-Debug (DfD) circuit with SMIC 0.18/Ltm technology and simulate the data transfer across clock domains using SPICE tool. The results show that both data repetition and data loss can be avoided with the proposed solution, even if metastability occurs. © 2011 EDAA.

关键词： Clocks

来源：评论

学校读者我要写书评

暂无评论

T2- TAM:Reusing infrastructure resource to provide parallel testing for NoC based Chip

T2- TAM:Reusing infrastructure resource to provide parallel ...

引用

International Conference on ASIC

作者： Binzhang Fu Yinhe Han Huawei Li Xiaowei Li Key Laboratory of Computer System and Architecture Graduate University of Chinese Academy of Sciences Beijing China Key Laboratory of Computer System and Architecture Graduate University of Chinese Academy of Sciences Beijing

Reusing network-on-chip (NoC) as test-access-mechanism (TAM) has been adopted to transfer test data to embedded cores. However, an observation shows that compared to NoC-reuse TAM, some bus-based TAM are able to achieve better results in test time due to its fine-grained scheduling unit. This paper proposed a new TAM named Test Tree(T 2 ). T 2 TAM could be built by reusing the hardware resources of routers instead of reusing the packet-based NoC. Though implementing DFT design on routers, the T2TAM can achieve wire utilization and adopts fine-grained basic scheduling. Besides, to address the problem of testing large number of homogeneous cores, T 2 -TAM is proposed to facilitate multicasting stimuli to homogeneous cores to save test time. Experimental results show that the test cycles could be reduced up to 38% in comparison with the work reusing NoC as TAM with only 0.3% DFT overhead.

关键词： Testing Network-on-a-chip Wires Rails Scheduling algorithm Hardware Design for testability Tail Payloads Protocols

来源：评论

学校读者我要写书评

暂无评论

An ultra-fast hybrid simulation framework for ASIP

An ultra-fast hybrid simulation framework for ASIP

引用

2011 18th IEEE International Conference on Electronics, Circuits and systems, ICECS 2011

作者： Qiu, Ji Gao, Xiang Jiang, Yifei Xiao, Xu Key Laboratory of Computer System and Architecture Institute of Computing Technology Graduate University of Chinese Academy of Science Beijing 100190 China Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign Urbana IL United States

ISBN: (纸本)9781457718458

ISS (Instruction Set Simulator) plays an important role in pre-silicon software development for ASIP. However, the speed of traditional simulation is too slow to effectively support full-scale software development. In this paper, we propose a hybrid simulation framework which further improves the previous simulation methods by aggressively utilizing the host machine resources. The utilization is achieved by categorizing instructions of ASIP application into two types, namely custom and basic instructions, via binary instrumentation. Then in a way of hybrid simulation, only custom instructions are simulated on the ISS and basic instructions are executed fast and natively on the host machine. We implement this framework for an industrial ASIP to validate our approach. Experimental results show that when the implemented ISS, namely GS-Sim, is applied to practical multimedia decoders, an average simulation speed up to 1058.5MIPS can be achieved, which is 34.7 times of the state-of-art dynamic binary translation simulator and is the fastest to the best of our knowledge. © 2011 IEEE.

关键词： Software design

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共41页 << < 8 9 10 11 12 13 14 15 16 17 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：