检索结果-内蒙古大学图书馆

A compact SCR model using advanced BJT models and standard SPICE elements

Science China(Information Sciences) 2016年第10期59卷 248-250页

作者： Jian CAO Jingya XU Yuan WANG Guangyi LU Xing ZHANG Key Laboratory of Microelectronic Devices and Circuits (Ministry of Education) Institute of MicroelectronicsPeking University School of Software & Microelectronics Peking University

Dear editor,The Silicon controlled rectifiers(SCR)are widely used to protect integrated circuits(ICs)from electrostatic discharge(ESD)and electrical overstress(EOS)damage[1].An accurate SCR model is highly desirable in on-chip ESD protection *** studies modeled SCRs by aggregating conventional bipolar junction transistor(BJT)models and adding extra physical models that conventional BJT models fail to support[2,3].However the auxiliary models are mostly complicated

关键词： SPICE SCR A compact SCR model using advanced BJT models and standard SPICE elements BJT

来源：评论

学校读者我要写书评

暂无评论

Source/Drain Architecture Design of Vertical Channel Nanowire FET for 10nm and beyond 13

Source/Drain Architecture Design of Vertical Channel Nanowir...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Gong Chen Ming Li Jiayang Zhang Yuancheng Yang Ru Huang Key Laboratory of Microelectronic Devices and Circuits Institute of MicroelectronicsPeking University

ISBN: (纸本)9781467397209

In this paper, a source/drain design for vertical channel nanowire FETs involving extension doping profile, spacer dielectric constant and spacer width is proposed and demonstrated by TCAD simulation. The results show that asymmetric graded lightly doped drain(AGLDD) exhibits very good SCE controllability and driving capability even with relatively large nanowire diameter. By adopting high-k spacer material and optimizing drain spacer width, preferable SCE immunity and higher overdrive current are achieved while parasitic capacitance can be maintained in an acceptable range. This scheme provides a feasible guideline for future low power vertical channel nanowire FETs design.

关键词： simulation FET Source/Drain Architecture Design of Vertical Channel Nanowire FET for 10nm and beyond

来源：评论

学校读者我要写书评

暂无评论

Statistical Analysis on Performance Degradation of 90 nm bulk SiMOS devices Irradiated by Heavy Ions 13

Statistical Analysis on Performance Degradation of 90 nm bul...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Zhexuan Ren Xia An Weikang Wu Xing Zhang Ru Huang Key Laboratory of Microelectronic Devices and Circuits Institute of MicroelectronicsPeking University

ISBN: (纸本)9781467397209

In this paper, the radiation response of 90 nm bulk Si MOS devices irradiated by heavy ions is experimentally studied. Due to the intrinsic random incident of heavy ions, different performance degradation is observed, such as threshold voltage shift, saturation current change and maximum transconductance degradation. These performance degradations may be attributed to the displacement damage in channel region, interface states at gate oxide interface and trapped charges in STI, which are generated by heavy ion irradiation. Furthermore, the statistical analysis on the performance degradation of 90 nm bulk Si MOS devices is also demonstrated *** results indicate that the performance variation of90 nm bulk Si MOS devices enlarges after heavy ion irradiation compared with un-irradiated ***, the standard variation of threshold voltage shift, DIBL shift and off-state leakage current degradation induced by heavy ion irradiation increases with the decrease of gate width, which should be paid more attention. The results may provide guideline for radiation-hardened design.

关键词： Estimation Field programmable gate arrays OFDM Modulation Filtration Clocks Signal processing algorithms

来源：评论

学校读者我要写书评

暂无评论

Improved Crystallinity of Ultra-thin Amorphous Film By 2D-limited Regrowth: Process and Characterization 13

Improved Crystallinity of Ultra-thin Amorphous Film By 2D-li...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Yuancheng Yang Ming Li Gong Chen Hao Zhang Xiaoyan Xu Ru Huang Key Laboratory of Microelectronic Devices and Circuits Institute of Microelectronics Peking University

ISBN: (纸本)9781467397209

The 2-D limited regrowth of α-Si is proposed to achieve larger grain size and smoother surface simultaneously with conventional rapid thermal annealing process. Transmission line method is carried at room temperature and 100 K temperature separately to confirm that the boundary scattering and ionization scattering are possibly suppressed by the capping layer method due to less grain boundary and trapped ionization centers.

关键词： Monolithic 3D integration Amorphous silicon Two Dimensional(2D) Recrystallization Capping layer

来源：评论

学校读者我要写书评

暂无评论

Nanoscale Ge Fin Etching Using Inductively Coupled Plasma for Ge-based Multi-gate devices 13

Nanoscale Ge Fin Etching Using Inductively Coupled Plasma fo...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Bingxin Zhang Xia An Yuxuan Xia Ming Li Meng Lin Peilin Hao Xing Zhang Ru Huang Key Laboratory of Microelectronic Devices and Circuits Institute of MicroelectronicsPeking University

ISBN: (纸本)9781467397209

In this paper, nanoscale germanium(Ge) fin etching with inductively coupled plasma(ICP) equipment by Cl/BCl/Ar gas is experimentally demonstrated. The impact of Cl/BCl/Ar gas ratio on etching induced Ge surface roughness, etch rate, sidewall steepness, uniformity and layout dependence are comprehensively investigated. The surface roughness is improved by increasing Ar flow rate. A nearly vertical Ge Fin is obtained by optimizing Cl/BCl/Ar gas ratio. By using silicon oxide as hard mask, 60nm-width Ge Fin array with height of 100 nm is experimentally illustrated with high uniformity of etch depth and Fin width. Therefore, this method shows great potential for Ge-based multi-gate device fabrication.

关键词： Estimation Field programmable gate arrays OFDM Modulation Filtration Clocks Signal processing algorithms

来源：评论

学校读者我要写书评

暂无评论

A Hysteretic Buck DC-DC Converter Achieving 90% Peak Efficiency with Light-load Current of 0.1-10 mA 13

A Hysteretic Buck DC-DC Converter Achieving 90% Peak Efficie...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Jiameng Qu Xiucheng Hao Fan Yang Junhua Liu Huailin Liao Key Laboratory of Microelectronic Devices and Circuits (MOE) Institute of Microelectronics Peking University

ISBN: (纸本)9781467397209

A buck DC-DC converter with very high light load efficiency is presented in this paper. It introduces hysteretic control when the large output ripple problem is not critical, especially in light-load condition. Moreover, a fast-response zero current detector(ZCD) is adopted to make the converter work in discontinuous conduction mode(DCM). Due to hysteretic control extremely simplified the control circuits, the converter is divided into two independent loops, which further simplifies the optimization of power consumption. The proposed converter is fabricated in a standard 55 nm CMOS process. It converts 1.8-2.5 V battery voltage into a stable output voltage of 1 V, and offers 100μA to 10 mA light-load current output. The hysteretic converter achieves peak efficiency of 88.5% and 90%, with a supply voltage of 2.5 V and 1.8 V, respectively.

关键词： DCM A Hysteretic Buck DC-DC Converter Achieving 90 Peak Efficiency with Light-load Current of 0.1-10 mA

来源：评论

学校读者我要写书评

暂无评论

A Low Power Self-Turnoff Program Method for One-Time Programmable Memory 13

A Low Power Self-Turnoff Program Method for One-Time Program...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Ling Shen Yongan Zheng Fan Yang Huailin Liao Yangyuan Wang Key Laboratory of Microelectronic Devices and Circuits (MOE) Institute of Microelectronics Peking University

ISBN: (纸本)9781467397209

A novel self-turnoff control circuit for program process of one-time programmable(OTP) cell is proposed. Utilizing the current turnoff technology after the breakdown of OTP cell, it lowers the power consumption efficiently compared with traditional structures without turnoff mechanism. In addition, an additional delay circuit is also attached to the self-turnoff circuit to ensure the complete breakdown of OTP cell. The simulation results show that the average power consumption of proposed circuit decreases to about 3nA in the whole program process.

关键词： OTP A Low Power Self-Turnoff Program Method for One-Time Programmable Memory

来源：评论

学校读者我要写书评

暂无评论

A Low-Power and Small Chip-Area Fractional-N Digital PLL with Combination of DPI and TDC 13

A Low-Power and Small Chip-Area Fractional-N Digital PLL wit...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Hangyan Guo Fan Yang Zherui Zhang Runhua Wang Junhua Liu Huailin Liao Key Laboratory of Microelectronic Devices and Circuits (MOE) Institute of Microelectronics Peking University

ISBN: (纸本)9781467397209

This paper presents a novel fractional-N digital PLL structure with a digitally controlled phase interpolator(DPI) and a time-to-digital converter(TDC). In this structure, a short bit-width DPI and a short bit-width TDC are combined to achieve high phase resolution and low in-band phase noise. Moreover, since the DPI readily achieves 360° phase range and the TDC provides good linearity, no extra complex calibration is needed, which simplifies the design and saves power and chip area. Designed in a 55-nm CMOS technology, the proposed digital PLL achieves-103 d Bc/Hz in-band phase noise at 2.4 GHz output frequency. It consumes 2.4 mW from a 1.2-V supply and occupies 0.18 mm2 active chip area.

关键词： A Low-Power and Small Chip-Area Fractional-N Digital PLL with Combination of DPI and TDC PLL

来源：评论

学校读者我要写书评

暂无评论

A 7.9 fJ/conversion-step 10-bit 125 MS/s SAR ADC with Simplified Power-efficient Digital Control Logic 13

A 7.9 fJ/conversion-step 10-bit 125 MS/s SAR ADC with Simpli...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Mingxiao He Fan Yang Xiucheng Hao Le Ye Huailin Liao Key Laboratory of Microelectronic Devices and Circuits (MOE) Institute of Microelectronics Peking University

ISBN: (纸本)9781467397209

This paper presents a 7.9 fJ /conversion-step 10-bit 125 MS/s successive approximation register(SAR) analog-to-digital converter(ADC) on the basis of a monotonic capacitor switching procedure. Simplified power-efficient digital control logic, multi-layer sandwich capacitor structure and high-speed level-shift bootstrapped sampling-and-holding(S/H) blocks are employed to achieve high performance with low power consumption. The prototype is implemented in 55 nm standard CMOS process, occupying an active area of 0.18 mm × 0.20 mm. Post simulation results show that an SNDR of 54.01 d B and an ENOB of 8.7 bit can be achieved by consuming 0.41 mW of the ADC core from a 1.2 V supply, and a figure of merit(FOM) of 7.9 fJ /conversion-step.

关键词： ADC SAR A 7.9 fJ/conversion-step 10-bit 125 MS/s SAR ADC with Simplified Power-efficient Digital Control Logic

来源：评论

学校读者我要写书评

暂无评论

Analysis of Self-heating Effect in a SOI LDMOS Device under an ESD Stress 13

Analysis of Self-heating Effect in a SOI LDMOS Device under ...

引用

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

作者： Tianxing Li Jian Cao Lizhong Zhang Yuan Wang School of Software and Microelectronics Peking University Key Laboratory of Microelectronic Devices and Circuits Peking University

ISBN: (纸本)9781467397209

The analysis of self-heating effect in a SOI LDMOS device under an ESD stress is presented in this paper. TCAD tools are used as the platform to explore the physical process of the bulk LDMOS device and the influence of buried oxide layer inserted in the substrate. Simulation results uncover that the buried oxide layer degrades the current-handling ability and changes the lattice temperature distribution of the LDMOS device, which makes the low ESD robustness of the SOI LDMOS device.

关键词： LDMOS Analysis of Self-heating Effect in a SOI LDMOS Device under an ESD Stress SOI ESD

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：