In this paper, we propose a simple but effective method to reduce the power in the design of the Speed Negotiation Algorithm(SNA). Based on thoroughly analyzing the algorithm and the results of simulation, we identify...
详细信息
A low power high speed Read-Out Integrated Circuit (ROIC) for a short-wave Infra-Red Focal Plane Array (IRFPA) is designed as a prototype for 1024x1024 image system. Ripple integration and readout scheme as well as hi...
详细信息
A front-end ASIC for semiconductor radiation detectors is presented. It is composed of a Charge Sensitive Amplifier (CSA), a pulse shaper, and a Peak Detect and Hold (PDH) circuit. Poly-resistor is used as source dege...
详细信息
This paper presents a UHF band (840MHz-925MHz) RFID reader transceiver design for the protocols of EPC Class-1 Gen-2 and ISO/IEC 18000-6C. The architecture and modules for the proposed transceiver are described and im...
详细信息
The speed and delay of flip-flops are critical to the performance of digital circuit systems. Two novel structures for dual-edge triggered explicit-pulsed flip-flops are proposed in this paper. The charging and discha...
详细信息
The speed and delay of flip-flops are critical to the performance of digital circuit systems. Two novel structures for dual-edge triggered explicit-pulsed flip-flops are proposed in this paper. The charging and discharging times are greatly reduced due to the lower capacitance of the interval nodes in the new structures, and the short circuit power consumption is diminished by overcoming the race problem as well. The flip-flops are also superior to the structures reported in the literature in terms of both power dissipation and working speed.
Intra-die fluctuations in the nanoscale CMOS technology emerge inherently to geometrical variations such as line edge roughness (LER) and oxide thickness fluctuations (OTF). A full 3-D statistical simulation is presen...
详细信息
ISBN:
(纸本)9781424421855
Intra-die fluctuations in the nanoscale CMOS technology emerge inherently to geometrical variations such as line edge roughness (LER) and oxide thickness fluctuations (OTF). A full 3-D statistical simulation is presented to investigate the impact of geometrical variations on the FinFETs performance. In this work, roughness is introduced by a Fourier analysis of the power spectrum of Gaussian autocorrelation function. The influence of different geometrical variation sources is compared and summarized. The results shows that FinFETs performance is most sensitive to the fin LER, which causes a remarkable shift and fluctuations in threshold voltage, drain induced barrier lower effect (DIBL) and leakage current. The impact of gate LER follows that of fin LER. The simulation also suggests quantum confinement effect accounts for the aggressive fluctuations due to fin LER.
The Co-doped titanium dioxide nanotubes were synthesized via the aqueous solution *** hydrogenation,room temperature ferromagnetism (RTFM) was found in the cobalt doped titanium dioxide nanotubes at 300k by the vibrat...
详细信息
The Co-doped titanium dioxide nanotubes were synthesized via the aqueous solution *** hydrogenation,room temperature ferromagnetism (RTFM) was found in the cobalt doped titanium dioxide nanotubes at 300k by the vibrate sample magnetometer. As the concentration of cobalt increased,the observed ferromagnetism became *** X-ray diffraction, scanning electron microscopy,high-resolution transmission electron microscopy and energy dispersive X-ray spectroscopy were performed and excluded the existence of cobalt ***,the magnetic ions and oxygen vacancies induced by hydrogenation contribute to the observed ferromagnetism at 300K.
A CMOS phase-locked loop(PLL) which synthesizes frequencies between 474 and S58 MHz in steps of lMHz and settles in less than 180μs is *** PLL can be implemented as a sub-circuit for a frequency synthesizer which s...
详细信息
A CMOS phase-locked loop(PLL) which synthesizes frequencies between 474 and S58 MHz in steps of lMHz and settles in less than 180μs is *** PLL can be implemented as a sub-circuit for a frequency synthesizer which serves for UHF Digital-TV receiver. To realize fast loop settling,integer-N architecture that work with 1 MHz reference frequency is implemented and a novel adaptive frequency calibration(AFC) of programmable dichotomizing coarse tuning technology is *** novel AFC structure uses pulses of 2~n times of the PFD's reference frequency for counting and *** multi-band voltage controlled oscillators,which cover 866 to 1468 MHz and 1282 to 1892 MHz separately,are implemented so as to reduce VCO output noise and power consumption by reducing VCO gain on each frequency turning curse.I/Q carriers are generated by VCO output divided by *** in 0.18-μm CMOS technology,the PLL achieves phase noise of less than - 132dBc/Hz at 1.45 MHz offset.
A 6-bit 200Msps Folding/Interpolating analog to digital converter(ADC) with a novel dynamic encoder based on Rom theory is *** Precharge & Evaluate dynamic circuit is employed in the novel encoder and the bit sync...
详细信息
A 6-bit 200Msps Folding/Interpolating analog to digital converter(ADC) with a novel dynamic encoder based on Rom theory is *** Precharge & Evaluate dynamic circuit is employed in the novel encoder and the bit synchronization logic to achieve high speed and reduce power *** in SMIC 0.35um digital CMOS process,the whole ADC consumes only 35mW at a 3.3V voltage supply.
Two novel structures for explicit-pulsed flip-flops are proposed in this *** charging and discharging time are greatly reduced due to the lower capacitive load of interval nodes in the new structures,and the short cir...
详细信息
Two novel structures for explicit-pulsed flip-flops are proposed in this *** charging and discharging time are greatly reduced due to the lower capacitive load of interval nodes in the new structures,and the short circuit power consumption is diminished by overcoming the race problem as *** results also indicate the new structures are ideal for high-speed and low-power digital design.
暂无评论